



Bendix
Aerospace
systems Division

ALSEP Array E - Digital Data Processor
Reliability and Failure Mode, Effects and
Critical Analysis

REV. NET

NO. ATM 950

PAGE 1 OF 46

DATE 1/29/71

This ATM documents the Failure Modes, Effects and Criticality Analysis on the Digital Data Processor. The analysis reflects analysis on those parts which are presently planned to be used in final flight configuration.

This document is prepared in accordance with the requirements of Section 5.2 of the Reliability Program Plan for Array E, ALSEP-RA-08, Bendix document number BSR 3024 dated 11-30-70.

From the results of these analyses, it has been concluded that the reliability and design objectives have been fully satisfied.

Prepared by

John G. Smith
John G. Smith
ALSEP Reliability Dept.

Prepared by

S. J. Ellison
S. J. Ellison
ALSEP Reliability Manager



**wospace
/stems Division**

**ALSEP Array E - Digital Data Processor
Reliability and Failure Mode, Effects and
Critical Analysis**

NO.

REV. NO.

ATM 950

PAGE 2 OF 46

DATE 1/29/71

1.0 INTRODUCTION

The results of the Reliability Prediction and the Failure Mode, Effects and Criticality Analysis for ALSEP E. Digital Data Processor is documented in this report.

2.0 CIRCUIT DESCRIPTION

Figure 1 presents a Functional Block Diagram of the Digital Data Processor. The redundant circuits are in power standby.

2.1 TIMING AND CONTROL WORD GENERATOR

The timing pulses for the Data Processor are generated in this module. The three control words are also generated in this module.

2.2 DEMAND MATRIX

The Demand Matrix generates the commands for each experiment and collects the data from each experiment and sends that data to the modulator.

2.3 INTERFACE BOARD

The Interface Board takes the Demand Matrix Commands and buffers the Data Demand Lines to the experiments.

3.0 RELIABILITY PREDICTION

The reliability goal for the Digital Data Processor in standby redundant configuration is .996. The reliability prediction for the Digital Data Processor with standby redundancy is .99828 for processing all experiment data. The reliability prediction for the processing all experiment data except for one experiment is .99953. This reliability is based on a time span covering launch, deployment and two years of lunar operation.



**Space
Systems Division**

**ALSEP Array E - Digital Data Processor
Reliability and Failure Mode, Effects and
Critical Analysis**

ATM 950

PAGE 3 OF 46

DATE 1/29/71

3.0 Figure 2 defines the Digital Data Reliability Block Diagram. Two identical channels are represented by "X" in operation and "Y" in standby redundancy. The non-redundant blocks to each of the experiments consist of filter resistors and capacitors on data demand lines and filter capacitors on data lines from each experiment.

The probability of failure for each block identified in figure 2 is tabulated in Table I. The probability of failure shown represents the composite totals derived from the parts application stress ratios of each electronic piece part modified by the failure mode apportionment.




Figure 1 Digital Data Processor Functional Block Diagram




Figure 2 Digital Data Processor Reliability Block Diagram



Aerospace
systems Division

ALSEP Array E - Digital Data Processor
Reliability and Failure Mode, Effects and
Critical Analysis

ATM 950

PAGE 6 OF 46

DATE 1/29/71

TABLE I

PROBABILITY OF FAILURE SUMMARY

<u>ASSEMBLY</u>	<u>Q</u> <u>OPERATING</u>	<u>Q¹</u> <u>STANDBY</u>
X - Demand Matrix	.01208	.000121
X - Timing & Control Word Generator	.01196	.000120
X - Interface Board	.00314	.000031
Interface Board Non-Redundant	.000217	
Demand Matrix Non-Redundant	.000008	

* Y-functions have same Q as X-functions



Aerospace
systems Division

ALSEP Array E - Digital Data Processor
Reliability and Failure Mode, Effects and
Critical Analysis

REV. HU.

ATM 950

PAGE 7 OF 46

DATE 1/29/71

3.1 RELIABILITY CALCULATIONS

3.1.1 Q_T = probability of failure of processing all experimental data

$$Q_1 = Q_{11} + Q_{12} + Q_{13}$$

$$Q_2 = Q_{21} + Q_{22}$$

$$Q_1 = \frac{1}{2} Q_{11} + \frac{1}{2} Q_{12} + \frac{1}{2} Q_{13}$$

$$Q_T = \frac{Q_1 Q_1'}{2} + \frac{Q_1 Q_1}{2} + 6 Q_2$$

$$Q_T = \frac{1.01 Q_1^2}{2} + 6 Q_2$$

$R_T = 1 - Q_T$ = reliability of processing all experimental data

3.1.2 Q_s = probability of failure of processing all experimental data except for one experiment.

$$Q_2 = Q_{21} + Q_{22} \quad R_2 = 1 - Q_2$$

$$Q_s = \frac{Q_1 Q_1'}{2} + \frac{Q_1 Q_1}{2} + [1 - R_2^6 + 6 R_2^5 Q_2]$$

$$Q_s = \frac{1.01 Q_1^2}{2} + [1 - R_2^6 + 6 R_2^5 Q]$$

$R_s = 1 - Q_s$ = reliability of success of processing all experimental data except for one experiment.

3.1.3 $Q_1 = Q_{11} + Q_{12} + Q_{13} = .01210 + .01182 + .00314$

$$Q_1 = .02706$$

$$Q_2 = Q_{21} + Q_{22} = .000217 + .000008$$

$$Q_2 = .000225$$



Aerospace
systems Division

ALSEP Array E - Digital Data Processor
Reliability and Failure Mode, Effects and
Critical Analysis

REV. FEG.

ATM 950

PAGE 8 OF 46

DATE 1/29/71

$$Q_T = \frac{1.01Q_1^2}{2} + 6Q_2$$

$$Q_T = 0.5 (.02718)^2 + 6 (.000225)$$

$$Q_T = .00036900 + .001350$$

$$Q_T = .001719$$

$$R_T = 1-Q_T = 1-.001719$$

$$\underline{R_T = .998284} \quad \text{reliability of processing all experiment data}$$

3.1.4 $Q_S = \frac{1.01Q_1^2}{2} + [1-R_2^6 + 6R_2^5 Q_2]$

$$Q_S = 0.5 (.02718)^2 + [1-(.999775)^6 + 6 (.999775)^5 (.000225)]$$

$$Q_S = .000369 + [1-.998551 + 6 (.998775)(.000225)]$$

$$Q_S = .000369 + [1-.998551 + .0013497]$$

$$Q_S = .000369 [1-.999901]$$

$$Q_S = .000369 + .000099$$

$$Q_S = .000468$$

$$R_S = 1-Q_S = 1-.000468$$

$$\underline{R_S = .999532} \quad \text{reliability of processing all experiment data except for one experiment.}$$



Aerospace
Systems Division

**ALSEP Array E - Digital Data Processor
Reliability and Failure Mode, Effects and
Critical Analysis**

NO. REV. NO.
ATM 950
PAGE 9 OF 46
DATE 1/29/71

4.0 FAILURE MODES, EFFECTS & CRITICALITY ANALYSIS

The failure mode and effects analysis for the Digital Data Processor is documented in Table II. Table II delineates the failure modes at the piece part level.

The failure probabilities reflect the identified line item. The format of Table II is designed to provide the reader with a narrative description of the varying types of failure that could occur, combined with the resultant performance characteristics. This information is useful to system support in performing fault isolation should any anomaly occur. There are no ALSEP E single point failures with the Digital Data Processor, but each experiment has a critical failure mode in the filter capacitor on each data line and the filter capacitor and resistor on each data demand line. This means that we can lose the ability to process data from an experiment and still process data on the other experiments.

The failure probability figures were derived using the data obtained in Table II. ATM 605A was used to derive the component α 's (open, short, drift, etc. apportionment). Some failure modes, such as drift of a resistor in a digital circuit, do not affect the operation. The failure modes which do not affect the operation are not included in the FMECA. For this reason, the sum of α 's for some circuit/function items do not equal one.

Not all failure modes are serious. When the effect of failure on the system is termed "output slightly erroneous", the digital value received on the ground can be adjusted to the correct value. This can be done by observing how the failure or drift has affected the calibration signals.

The Digital Data Processor circuits are ranked according to criticality ranking which rates the effect on mission success. The higher the criticality ranking number the lesser the effect on mission success.

Criticality Ranking

- I Loss of system
- II Loss of system control
- III Loss of one experiment



**Aerospace
Systems Division**

**ALSEP Array E - Digital Data Processor
Reliability and Failure Mode, Effects and
Critical Analysis**

NO. ATM 950
REV. NO.
PAGE 10 OF 46
DATE 1/29/71

Criticality Ranking (Cont.)

IV Loss of housekeeping channel

V Loss of redundant element

VI Degradation of a redundant element

5.0 RELIABILITY ASSESSMENT

The purpose of performing a reliability prediction and failure mode analysis is to identify inherent design weaknesses. From the results of these analyses, it has been concluded the reliability and design objectives have been fully satisfied.

SYSTEN	ALSEP E	PREPARED BY	J. G. Smith	NO.	ATM 950
END ITEM	Data Processor	DRN NO.		PAGE	11 of 46
ASSY	Demand Matrix	Wk No.	2349416	DATE	2/18/71

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE		FAILURE PROBABILITY Q x 10 ³	CRITICALITY
		ASSEMBLY	END ITEM		
I.0 Demand Matrix	1.1 A) C1-C8, C16-C21 Fail Short B) C1-C8, C16-C21 Fail Drift	1.1 A) Increase 5V supply capacitance B) Increase or decrease in 5V capacitance	1.1 A) Increases 5V supply filtering which helps system limit noise B) Not much effect on system	11.4	VI
I.1 C1 - C8 C17 - C21					
I.2 Command Advance Register U1	1.2 A) FF UIA Fails B) FF UIA Fails C) FF UIB Fails	1.2 A) Command advance register's bits A, B, C, D, E, F stop changing B) Command advance register's bits B, C, D, E, F continues to count C) Command advance register's bits B, C, D, E, F stop changing	1.2 A) Data demand line command stay at the same word B) Data demand line command, commands wrong word and causes 32 words to repeat C) Data demand line command alternates between two words	29.8	VI
I.3 U2	1.3 A) U2A Fails B) U2A Fails C) U2B Fails	1.3 A) Command advance register's bits A, B, D, E, F continue to count B) Command advance register's bits C, D, E, F stop changing C) Command advance register's bits D, E, F stop changing	1.3 A) Data demand line command commands wrong word and causes a different set of 32 words to repeat B) Data demand line commands causes 4 words to repeat in serial fashion C) Data demand line command causes 8 words to repeat in serial fashion	29.8	VI

SYSTEM	ALSEP E	PREPARED BY	NO.	REV.
END ITEM	J. G. Smith	CWG NO.	ATM 950	
Data Processor		PAGE	12	of 46
ASSY	DMS NO.	DATE		
Demand Matrix	2349416		2/18/71	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

(TTL)

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITIC-ALITY							
		ASSEMBLY	END ITEM									
1.4 Command Advance Register U3	1.4 A) U3A Fails <table border="1" style="display: inline-table;"><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></table>	0	0	1	0	1	1	1.4 A) Command advance register's bits A, B, C, D, F continue to count	1.4 A) Data demand line command commands wrong word and causes a different set of 32 words to repeat	29.8	VI	
0	0											
1	0											
1	1											
B) U3A Fails <table border="1" style="display: inline-table;"><tr><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td></tr></table>	0	0	0	1	0	0	B) Command advance register's bit E, F stop changing	B) Data demand line command causes 16 words to repeat in serial fashion				
0	0											
0	1											
0	0											
C) U3B Fails <table border="1" style="display: inline-table;"><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td></tr><tr><td>0</td><td>0</td></tr></table>	0	0	1	0	0	1	1	1	0	0	C) Bit F stops changing	C) Data demand line command causes 32 words to repeat in serial fashion
0	0											
1	0											
0	1											
1	1											
0	0											
1.5 U4 U5 U6 U7 U39 U8 U9 U10 U11	1.5 A) U4A Fails High U7A Fails Low	1.5 A) Demand matrix decoder will not decode 8 of 64 words	1.5 A) Data demand line commands will be missing 8 words per frame	228.9	VI							
	B) U4A Fails Low U7A Fails High	B) Demand matrix decoder will cause 2 words to be commanded on at the same time and this will happen 8 times out of 64 words	B) Data demand line commands will cause 2 words to be commanded on at the same time and this will happen 8 times out of 64 words									
	NOTE: 1.5 is repeated 15 times for other 15 coded outputs from command generator											
1.6 R1	1.6 A) R1 Fails Open	1.6 A) Command advance register's A, B, C, D stop counting E, F	1.6 A) Data demand line command stay at same word	6.0	VI							
	B) R1 Fails Drift	B) Command advance register's might count erratically	B) Data demand line command might command wrong word									
1.7 R18	1.7 A) R18 Fails Open	1.7 A) Command advance register's E, F stop counting	1.7 A) Data demand line command will cause 16 words to repeat in serial fashion	6.0	VI							

SYSTEM ALSEP E	PREPARED BY J. G. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DWS NO.	PAGE 13 OF 46	
ASSY Demand Matrix	DWS NO. 2349416	DATE 2/19/71	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY
		ASSEMBLY	END ITEM		
2. Demand Matrix Decoder					
2.1 U20	2.1 A) U20A Fails High B) U20A Fails Low C) U20B Fails High D) U20B Fails Low E) U20C Fails High F) U20C Fails Low G) U20D Fails High H) U20D Fails Low	2.1 A) Decoder nand pin 3 stay in 1-state B) Decoder nand pin 3 stay in 0-state C) Decoder nand pin 14 stay in 1-state D) Decoder nand pin 14 stay in 0-state E) Decoder nand pin 8 stay in 1-state F) Decoder nand pin 8 stay in 0-state G) Decoder nand pin 5 stay in 1-state H) Decoder nand pin 5 stay in 0-state	2.1 A) First word command stays at one state or first word off position for all commands B) First word command stays at zero state or first word on position for all commands C) Second word command stays in second word off position for all commands D) Second word command stays in second word on position E) Third word command stays in third word off state for all commands F) Third word command stays in third word on state for all commands G) N/C H) N/C	28	VI
2.2 U12	2.2 A) U12A Fails High B) U12A Fails Low C) U12B Fails High D) U12B Fails Low	2.2 A) Decoder wired or pin 8 stays in 1-state B) Decoder wired or pin 8 stays in 0-state C) Decoder wired or pin 3 stays in 1-state D) Decoder wired or pin 3 stays in 0-state	2.2 A) 57 word stays in off condition B) 57 word stays in on condition C) 58 word stays in off condition D) 58 word stays in on condition	28	VI

SYSTEM	PREPARED BY	NO.	REV.
ALSEP	J. G. Smith	ATM 950	
END ITEM	DMS NO.	PAGE 14 OF 46	
Data Processor			
ASSY	DMS NO.	DATE	
Demand Matrix	2349416	2/20/71	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE		FAILURE PROBABILITY Q x 10 ³	CRITIC-ALITY
		ASSEMBLY	END ITEM		
2.2 U12	2.2 E) U12C Fails High	E) Decoder wired or pin 5 stays in 1-state	E) 60 word command stays in off condition for all commands		
	F) U12C Fails Low	F) Decoder wired or pin 5 stays in 0-state	F) 60 word command stays in on condition for all commands		
	G) U12D Fails High	G) Decoder wired or pin 14 stays in 1-state	G) 61 word command stays in off condition for all commands		
	H) U12D Fails Low	H) Decoder wired or pin 14 stays in 0-state	H) 61 word command stays in on condition for all commands		
2.3 U13 U24 U23 U14 U21 U15 U25 U16 U22 U17 U26 U18 U27 U19 U28	2.3 U13-U19 Same condition as U12 U21-U28 Same condition as U12	2.3 Same condition as U12 except different word	2.3 Words 4-56, 59, 62-64 are effected same as word 57	392.4	VI
2.4 U8C	2.4 A) U8C Fails High B) U8C Fails Low	2.4 A) Nand gate pins fails in high condition B) Nand gate pin 5 fails in low condition	2.4 A) 64 word cannot be commanded on B) 64 word command stay on all time	6.8	VI
3. Demand Buffer					
3.1 U30	3.1 A) U30A Fail	Q̄Q 0 1	3.1 A) U30A experiment I is commanded on	3.1	VI
	B) U30A Fail	Q̄Q 1 0	B) U30A experiment I is commanded off	B) (DDIZP) Data demand line commanded off and data stops flowing out (SIDYN)	
	C) U30A Fail	Q̄Q 1 1	C) Experiment I turns I-data demand line off and I data line on	C) (DDIZP) Data demand line commanded off, but I data line is turned on to SIDYN	

SYSTEM	ALSEP E	PREPARED BY	J. G. Smith	REV.
END ITEM	Data Processor	DRG NO.		PAGE 15 of 46
ASSY	Demand Matrix	DRG NL	2349416	DATE 2/20/71

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITICALITY
		ASSEMBLY	END ITEM		
3.1 U30	3.1 D) U30A Fail <u>0.0</u> 0.0 E) U30B E) through H) fails same as 3.1 A) through D) F) G) H)	3.1 D) Experiment I turns I data demand line on and I data line off	3.1 D) (DDIZP) data demand line commanded on, but I data line is turned off to (SIDYN) E) (DDBYN) fails same as 3.1 A) through D) F) G) H)		
3.2 U33	3.2 A) U33A A) through D) fails same as 3.1 A) through D) B) C) D) E) U33B E) through H) fails same as 3.1 A) through D) F) G) H)	3.2	3.2 A) (DDHYN) fails same as 3.1 A) through D) B) C) D) E) (DDEYN) fails same as 3.1 A) through D) F) G) H)	29.8	VI

SYSTEM ALSEP E	PREPARED BY J. G. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DWS NO. DWS 101	PAGE 16 OF 46	
ASSY Demand Matrix	DWS NO. 2349416	DATE 2/20/71	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE				FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY
		ASSEMBLY	END ITEM				
3.3 U34	3.3 A) U34A A) through D) fails same as 3.1 A) through D) B) C) D) E) U34 E) through G) fails same as 3.1 A) through D) F) G) H)	3.3 A)	3.3 A) (DDGYN) fails same as 3.1 A) through D) B) C) D) E) (DDAYP) fails same as 3.1 A) through D) F) G) H)	29.8	VI		
3.4 U35	3.4 A) U35A A) through D) fails same as 3.1 A) through D) B) C) D) E) U35B E) through D) fails same as 3.1 A) through D) G) H)	3.4 A)	3.4 A) (DDFYN) fails same as 3.1 A) through D) B) C) D) E) (DDDTYN) fails same as 3.1 A) through D) G) H)	29.8	VI		
3.5 U36 U37 U38	3.5 A) U36A Falls High Low B) U37A Falls High Low C) U36B Falls High Low	3.5 A) U36A block I expt. data B) U37A block H expt. data C) U36B block G expt. data	3.5 A) Command decoder data fails B) H expt. data fails C) G expt. data fails	68.9	VI		

SYSTEM ALSEP E	PREPARED BY J. C. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DRW NO.	PAGE 17 OF 46	
ASSY Demand Matrix	DRW NO. 2347416	DATE 2/20/71	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE				FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY	
		ASSEMBLY	END ITEM					
3.6	D) U37B	Fails	High	Low	D) U37B block F expt. data	D) F expt. data fails		
	E) U37C	Fails	High	Low	E) U37C block A expt. data	E) Housekeeping data fails		
	F) U36C	Fails	High	Low	F) U36C block E expt. data	F) E expt data fails		
	G) U37D	Fails	High	Low	G) U37D block D expt. data	G) D expt data fails		
	H) U36D	Fails	High	Low	H) U36D block B expt. data	H) B expt data fails		
	I) U38	Fails	High	Low	I) Block all data	I) (SDTN) data is completely lost		
	U7F	Fails	High	Low				
3.6	3.6							
	A) U29	Fails	High		A) FF U30B expt. B is commanded on	A) (DDBYN) data demand line is on and data flows out of (SDYN) no matter what data demand line is on	35	VI
	U31D	Fails	Low					
	B) U29	Fails	Low		B) FF U30B expt. B is commanded off	B) (DDBYN) data demand line is off and no data flows from expt. B		
3.7	3.7							
	A) R10	Fails	Open-Drift		A) FF U30B expt. B is commanded on	A) (DDBYN) data demand line is on and data demand line cannot be turned off	35.7	VI
	R11	Fails	Open-Drift		B) FF U30B expt. B is commanded on			
	R12	Fails	Open-Drift		C) FF U30B expt. B is commanded on			
	R13	Fails	Open-Drift		D) FF U30B expt. B is commanded on			
	R14	Fails	Open-Drift		E) FF U30B expt. B is commanded on			
	R15	Fails	Open-Drift		F) FF U30B expt B is commanded on			

SYSTEM ALSEP E	PREPARED BY J. G. Smith	REF. ATM 950
END ITEM Data Processor Demand Matrix	DWG NO. DWS NO. 2349416	PAGE 18 OF 46 DATE 2/20/71

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY
		ASSEMBLY	END ITEM		
3.8 R2 R5 R8 R3 R6 R16 R4 R7 R17	3.8 Same as 3.7	3.8 Same as 3.7	3.8 Same as 3.7	53.6	VI
3.9 R9	3.9 R9 Fails Open, Drift	3.9 Demand register might turn on all data demand lines at once	3.9 Noise might turn on all demand data lines causing mixing of data	6.0	VI
3.10 U40	3.10 A) U40A Fails U40C Fails B) U40A Fails U40C Fails C) U40B Fails U40D Fails D) U40B Fails U40D Fails	3.10 A) FF U33A expt. H is commanded on B) FF U33A expt H is commanded off C) FF U35A expt. F is commanded on. D) FF U35A expt F is commanded off	3.10 A) (DDHYN) data demand line is on and data flows out (SIDYN) B) (DDHYN) data demand line is off and no data flows out (SIDYN) C) (DDFYN) data demand line is on and data flows out (SIDYN) D) (DDFYN) data demand line is off and no data flows out (SIDYN)	28.0	VI
3.11 U32A U32B U32C	3.11 A) U32A U32B U32C B) U32A U32B U32C	3.11 A) Demand buffer register U30, U33, U34, U35 cannot be preset B) Demand buffer register stays in preset condition disabling demand buffer	3.11 A) Demand register cannot be preset when (ASEYP) command is given B) Demand Register is disabled and no data demand signals can pass	1/48.0	VI
3.12 U31B U32E U32F	3.12 A) U31B U32E U32F Fail Low or High	3.12 Demand buffer loses its clock and is disabled	3.12 Demand buffer is disabled and last data demand line on after the failure stays on till a preset pulse comes along and turns data demand line off	14.0	VI

SYSTEM ALSEP E	PREPARED BY J. G. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DRNG NO.	PAGE 19 OF 46	
ASSY Demand Matrix	DRAFT NO. 23-49416	DATE	2/20/71

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY
		ASSEMBLY	END ITEM		
3.13 U32D U31C	3.13 A) U32D Fails High U31C Fails Low	3.13 A) FF U30A is commanded on B) FF U30A is commanded off	3.13 A) Command decoder data demand line is on and data flow cut (SIDYN) B) Command decoder data demand line is off and no data flows out (SIDYN)	11.5	VI
	B) U32D Fails Low U31C Fails High				
3.14 U31A	3.14 A) U31A Fails High	3.14 A) DDIZP is commanded on	3.14 A) DDIZP is commanded on and cannot be turned off	5.3	VI
	B) U31A Fails Low	B) DDIZP is commanded off	B) DDIZP is commanded off		
3.15 C9 C10 C11 C13 C14 C15	3.15 A) C9 Fails Short	3.15 A) Lose EDFZD data	3.15 A) (EDFZP) data fails	3.3	VI
	B) C10 Fails Short	B) Lose EDGZP data	B) (EDGZP) data fails		
	C) C11 Fails Short	C) Lose EDHZP data	C) (EDHZP) data fails		
	D) C13 Fails Short	D) Lose EDEZP data	D) (EDEZP) data fails		
	E) C14 Fails Short	E) Lose EDDZP data	E) (EDDZP) data fails		
	F) C15 Fails Short	F) Lose EDBZP data	F) (EDBZP) data fails		

SYSTEM ALSEP E	PREPARED BY J. C. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DRW NO.	PAGE 20 OF 46	
ASSY XTiming & Control	DRW NO.	DATE	
Word Generator 2349 416	12/17/70		

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (a)	ASSEMBLY	EFFECT OF FAILURE	FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY	
			END ITEM			
1. Subbit Timer	54L04 .047	1.1 Inverter A1-1 Fails low or high U68 U68A fails Q \bar{Q} 1 0 U69 54L73 0 1 1 1 U70 0 0 U71 54L04 .071 1.2 Inverter A1-2 Fails low or high U69A fails Q \bar{Q} U69B fails Q \bar{Q} 0 1 0 1 54L78 0 0 54L78 1 0 0 0 1 1 1.3 U69A fails Q \bar{Q} 1 0 .024 54L78 1 1 54L00 .012 1.4 2 input gate U70A fails high 54L00 .046 1.5 2 input gate U70A fails low U70B fails low U70C fails low or high 54L00 .012 1.6 2 input gate U70B fails high 1.7 Counter 54L93 U71B (4-8) BCD .071 fails high or low	1.1 Subbit Timer stop all timing pulses 1.2 Subbit timer stop timing pulses for ace 10.6 KHz and LSPE 3.5 KHz 1.3 Subbit timer divider E_2 , E_3 divides by 2 instead of by 3 1.4 Subbit timer stops timing pulses for LSPE experiments 1.5 Subbit timer stops timing pulses for ace and LSPE experiments 1.6 Subbit timer stops timing pulses for ace experiments 1.7 Subbit timer stops timing pulses for ace and LSPE experiments	1.1.1 Loss Timing pulses to timing pulse generator 1.1.2 Loss start and data transfer sig- nals for A/D converter (TT3YN) 1.1.3 Loss pulses to bit timer 1.1.4 Loss of subbit timing pulses (SB1YE) 1.2 Loss timing pulse generator signals ACJZN and DSHYP signal, HSLZN and modulator bit rate; for LSPE and ace experiments. 1.3 Timing pulse generator signals, for LSPE experiment are increased by 1.5 1.4 Loss timing pulse generator signals, for LSPE experiment 1.5 Loss timing pulse generator signals, for LSPE and ace experiments 1.6 Loss timing pulse generator signals, for ace experiments 1.7 Loss timing pulse generator signals, for LSPE and ace experiments	14.66 22.14 7.48 3.74 14.35 3.74 22.14	VI VI VI VI VI

SYSTEM ALSEP	PREPARED BY J. G. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DOC NO. PAGE 21 of 46		
ASV	DOC NO. 2349416	DATE	
X Timing & Control			12/17/70

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (a)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY
		ASSEMBLY	END ITEM		
U72	54L04 .017			5.30	VI
	1.8 Inverter U67C fails high or low	1.8 Subbit timer stops timing pulses for ACJZN	1.8 Loss timing pulse generator signals for ACJZN		
	54L04 .004			2.49	VI
	1.9 Inverter U67D fails high	1.9 A) Subbit timer would supply data shift pulses at 3.52 KHz or 10.6 KHz with control signal B at high. B) At (3.52 KHz or 10.6 KHz) and (540 Hz or 1.06 KHz) with control signal B at low.	1.9 A) Timing pulse generator signals off. B) Timing pulse generator signals DSHYP, HSLZN data shift signals at wrong pulse rates.		
	54L04 .004			2.49	VI
	1.10 Inverter U67D fails low	1.10 Subbit timer stops timing pulses for data shift and modulator for ACE and LSPE experiments.	1.10 Loss Timing pulse generator signals for data shift and modulator for ACE and LSPE experiments.		
	54L00 .01			3.43	VI
	1.11 2-Input gate U72A fails high	1.11 Subbit timer stops timing pulses for data shift lines and modulator for ACE and LSPE experiments	1.11 Loss timing pulse generator signals for data shift and modulator for ACE and LSPE experiments.		
	54L00 .022			6.46	VI
	1.12 2-Input gate U72A fails low U72B fails low	1.12 Subbit timer stops timing pulses for data shift lines and modulator for all experiments	1.12 Loss timing pulse generator signals for data shift and modulator for all experiments.		
	54L00 .001			3.33	VI
	1.13 2-Input Gate U72B fails high	1.13 Subbit timer stops timing pulses for data shift lines and modulator which need 540 Hz or 1.06 KHz.	1.13 Loss timing pulse generator signals for data shift and modulator which need 540 Hz or 1.06 KHz.		

SYSTEM ALSEP E	PREPARED BY J. G. Smith	NO. ATM 950	REV.
END ITEM Data Processor	OWS NO.	PAGE 22 OF 46	
ASSY Timing & X Control Word	OWS NO. 2349416	DATE 12/17/70	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE Generator		FAILURE PROBABILITY $Q \times 10^3$	CRITI- CALITY
		ASSEMBLY	END ITEM		
U73 U74 U75	54L00 .022	1.14 Subbit Timer stops timing pulses for data shift lines and modulator for all experiments	1.14 Loss timing pulse generator signals for data shift and modulator for all experiments	6.86	VI
	54L04 .017	1.15 Subbit timer stops timing pulses for data shift lines and modulator which need 540 Hz and TT3YN, TT2YP which need 8.44 KHz.	1.15 Loss timing pulse generator signals for data shift lines and modulator which need 540 Hz and TT3YN, TT2YP which need 8.44 KHz for transfer signals for A/D conv.	5.30	VI
	54L04 .007	1.15A) Subbit timer supplies timing pulses correctly if slow mode command is given B) If normal mode command is given the subbit timer supplies timing pulses at 540 Hz with 75% duty cycle and TT3YN pulses at 4.28 KHz with 75% duty cycle	1.15A) Timing pulse generator signals are correct if slow mode command is given B) If normal mode command is given the subbit timer supplies timing pulses at 540 Hz with 75% duty and TT3YN pulses at 4.28 KHz with 75% duty cycle	3.43	VI
	54L00 .022	1.16 Subbit timer stops timing pulses for data shift, modulator, TT3YN, and bit timer when slow mode command is given	1.16 No pulses for subbit timer data shift, modulator TT3YN, and bit timer when slow mode command is given	6.43	VI
	54L00 .022	1.17 Subbit timer stops timing pulses for data shift, modulator, TT3YN, and bit timer when slow or normal mode commands are given	1.17 No pulses for subbit timer data shift, modulator, TT3YN, and bit timer when slow or normal mode commands are given	6.46	VI
	54L00 .034	1.18 Subbit timer stops timing pulses for data shift, modulator, TT3YN, and bit timer when normal mode command is given	1.18 No pulses for subbit timer data shift, modulator TT3YN, and bit timer when normal mode command is given	3.43	VI
	54L00 .049	1.19 Subbit timer stops timing pulses for data shift, modulator TT3YN, and bit timer when normal or slow mode commands are given	1.19 No pulses for subbit timer data shift, modulator TT3YN, and bit timer when normal mode or slow mode commands are given	14.03	VI

SYSTEM ALSEP	PREPARED BY J. G. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DRW NO.	PAGE 23 OF 46	
ASSY Timing & Control Word	DRW M 2349416	DATE 12/17/70	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE	(α)	EFFECT OF FAILURE Generator		FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY
			ASSEMBLY	END ITEM		
1. Subbit Timer (Cont)	34L73 $\frac{Q}{\bar{Q}}$..198	1.20 Divide by ten counter stops and subbit timer stops timing pulses	1.20 No pulses for subbit timer data shift, modulator TT3YN, and bit timer when normal or slow mode commands are given	61.75	VI
	FF-U68B fails $\frac{0}{0}$ 0 1 1 0 1 1					
	FF-U74A fails $\frac{Q}{\bar{Q}}$ 1 0 0 0					
	FF-U74B fails $\frac{Q}{\bar{Q}}$ 1 0 0 1 0 0					
	FF-U75A fails $\frac{Q}{\bar{Q}}$ 1 0 0 1 0 0					
	FF-U75B fails $\frac{Q}{\bar{Q}}$ 1 0 0 1 1 1	.038	1.21 Divide by ten counter. Divide by two instead of by ten	1.21 Pulse rate for subbit timer data shift, modulator and bit timer are increased by factor of 5 for normal or slow mode commands	11.35	VI
	54L73 $\frac{Q}{\bar{Q}}$ 0 1 1 1					
	FF-U74A fails $\frac{Q}{\bar{Q}}$ 1 1					
	FF-U74B fails $\frac{Q}{\bar{Q}}$ 1 1					
	FF-U75A fails $\frac{Q}{\bar{Q}}$ 1 1					
	FF-U75B fails $\frac{Q}{\bar{Q}}$ 1 1					

SYSTEM ALSEP E	PREPARED BY J. G. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DWG NO.	PAGE 24	of 46
X ASSY Timing & Control Word	DWG NO. 2349 416	DATE	
			12/17/70

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE	(α)	EFFECT OF FAILURE		FAILURE PROBABILITY Q x 10 ³	CRITIC- ALITY																															
			ASSEMBLY	END ITEM																																	
1. Subbit Timer (Cont) U76	54L00	.012	1.22 Divide by ten counter (E5-E9) stops dividing by 10	1.22 No pulses for subbit timer, data shift, modulator, and bit timer	3.74	VI																															
U77	54L00	.012	1.23 Divide by ten counter (E5-E9) Operates manually except E6, E7 and E8 might not be reset properly and cause an error in pulse rate	1.23 Might have error in pulses for subbit timer, data shift, modulator, and bit timer	3.74	VI																															
	54L04	.017	1.24 Inverter U67F fails-high or low	1.24 Counter E10-E13 stops dividing by eight	5.30	VI																															
	54L73	.451	1.25 FF-U76A fails <table border="1"><tr><td>Q</td><td>Q</td></tr><tr><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td></tr></table> FF-U76B fails <table border="1"><tr><td>Q</td><td>Q</td></tr><tr><td>1</td><td>0</td></tr><tr><td>0</td><td>0</td></tr></table> FF-U77A fails <table border="1"><tr><td>Q</td><td>Q</td></tr><tr><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td></tr></table> FF-U77B fails <table border="1"><tr><td>Q</td><td>Q</td></tr><tr><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td></tr></table>	Q	Q	1	0	0	1	0	0	Q	Q	1	0	0	0	Q	Q	1	0	0	1	0	0	Q	Q	1	0	0	1	0	0	1.25 Counter E10-E13 stops dividing by eight	1.25 No pulses for subbit timer, data shift, modulator and bit timer	47.09	VI
Q	Q																																				
1	0																																				
0	1																																				
0	0																																				
Q	Q																																				
1	0																																				
0	0																																				
Q	Q																																				
1	0																																				
0	1																																				
0	0																																				
Q	Q																																				
1	0																																				
0	1																																				
0	0																																				

SYSTEM ALSEP E	PREPARED BY J. G. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DWG NO.	PAGE 25 OF 46	
ASSY Timing & Control	DWG N&L 2349416	DATE 12/18/70	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SPEC#	FAILURE MODE (α)	ASSEMBLY	EFFECT OF FAILURE	FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY
			Word Generator		
1. Subbit Timer (Cont)	54L73 Q Q 1 1 FF-U76A fails	1. 26 Counter E10-E13 divides by 2 instead of by eight	1. 26 Pulse rate for subbit timer, data shift, modulator and bit timer will increase	11.85	VI
	FF-U76B fails Q Q 0 1 1 1				
	FF-U77A fails Q Q 1 1				
	FF-U77B fails Q Q 1 1				
	54L20 .011 1. 27 2 input gate U72D fails low	1. 27 Counter E10-E13 stops divide by eight	1. 27 No pulses for sub-bit timer, data shift, modulator and bit timer	3.43	VI
	54L20 .071 1. 28 2 input gate U27D fails high	1. 28 Counter E10-E13 divides by ten but a miss count might cause error	1. 28 might have error in pulses for sub-bit	3.43	VI
	1. 29 Counter 54L93 U71A fails low or high .024	1. 29 Counter E14 stops dividing by 2 and slow mode loses its timing pulses	1. 29 No pulses for sub-bit timer, data shift, modulator and bit timer in slow mode command	7.48	VI

SYSTEM	PREPARED BY	NO.	REV.
ALSEP E	J. C. Smith	ATM 950	
END ITEM	DWS NO.		
Data Processor	PAGE 26 of 46		
ASSY	DATE		
X Timing and control	12/18/70	234941 6	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE		FAILURE PROBABILITY Q x 10 ³	CRITIC-ALITY
		ASSEMBLY	END ITEM		
2. Timing Pulse Generator	54L10 .085	2. 1 Timing pulse generator poses DGYN, DGTYP, FMN, FMLZN, and NFYN, AALZP, ACLZP	2. 1 A) Data gate output DGYN, DGTYP fail B) Fram marker outputs, FMN, FMLZN, NFIZN and NFYN fail C) Analog multiplex AALZA and active seismic clock ALSEP outputs fail	9.65	VI
	54L04 .043	2. 2 Inverter U79A fails low high	2. 2 Timing pulse generator loses DGTYP, FMN, FMLZN, NFIZN NFYN, AALZP, ACLZP	4.85	VI
	54L04 .030	2. 3 Inverter U81B fails low	2. 3 Timing pulse generator loses FMN, FMLZN	3.41	VI
	54L04 .013	2. 4 Inverter U81B fails high	2. 4 Timing pulse generator outputs FMN, FMLZN, ARS on for all 90 words in a frame instead of for 1 word in each frame	1.48	VI
	54L00 .044	2. 5 2 input gate U80A fails low	2. 5 Timing pulse generator outputs FMN and FMLZN	5.00	VI
	54L00 .019	2. 6 2 input gate U80A fails high	2. 6 Timing pulse generator outputs FMN, FMLZN, NFIZN and NFYN fail	2.16	VI
	54L04 .030	2. 7 Inverter U81A fails low	2. 7 Timing pulse generator loses FMLZN, NFIZN and NFYN	3.41	VI
	54L04 .013	2. 8 Inverter U81A fails high	2. 8 timing pulse generator loses FMLZN	1.48	VI
Timing Pulse Generator	14				

SYSTEM	PREPARED BY	NO.	REV.
ALSEP E	J. G. Smith	ATM 950	
Data Processor	DWS NO.	PAGE 27 OF 46	
ASSY Timing and Control Word Gen.	DWS NO.	DATE	12/10/70

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE		FAILURE PROBABILITY Q x 10 ³	CRITIC-ALITY
		ASSEMBLY	END ITEM		
2 Timing Pulse Generator	2.9 54L04 Inverter U81C fails low or high .043	2.9 Timing pulse generator loses FMLZN	2.9 Frame marker for multiplexer output FMLZN fails	4.88	VI
	2.10 54L00 2-Input gate U80D fails low or high .063	2.10 Timing pulse generator loses NFIZN and NFYN	2.10 90 Frame marker outputs NFIZN and NFYN fail	7.15	VI
	2.11 54L04 Inverter U50E fail low or high .046	2.11 Timing pulse generator loses NFIZN	2.11 90 Frame marker output NFIZN fails	5.22	VI
	2.12 54L10 3-Input gate U78B fail low or high .083	2.12 Timing pulse generator loses PCLYN signal	2.12 Multiformat command advance PCLYN fails	9.42	VI
	2.13 54L04 Inverter U79B fail low or high .043	2.13 Timing pulse generator loses SIFYP and AALZP signals	2.13 a) 64 word interval output SIFYP fails b) Analog multiplex advance gives false information or fails AALZP	4.88	VI
	2.14 54L00 2-Input gate U80B fail low or high .106	2.14 Timing pulse generator loses AALZP signal	2.14 Analog multiplex advance output AALZP fails	12.03	VI
	54L04 Inverter U81D fail low or high				
	2.15 54L00 2-Input gate U82A fail low or high .063	2.15 Timing pulse generator loses HSLZH signal	2.15 Housekeeping shift to D/A converter output HSLZN fails	7.15	VI
	2.16 54L20 4-Input gate U59B fail low or high .136	2.16 Timing pulse generator loses ACLZP signal	2.16 Active seismic clock output ACLZP fails	18.96	VI
	54L04 Inverter U81E fail low or high				
3 Control Logic U83 U84	2.17 54L00 a) 2-Input gate U80E fails low or high .106 b) Inverter U81F fails low or high	2.17 Timing pulse generator loses CWEZP	2.17 Active Seismic clock output CWEZP fails	12.03	VI
	54L00 2-Input gate U83A fails high .129	3.1 Timing Pulse generator ACJZN stays at 3.52 kHz	3.1 Active seismic clock output stays at 3.52 kHz	11.96	VI
	54L20 4-Input gate U84A fails low				
	54L00 2-Input gate U83A fails low .098	3.2 Timing pulse generator ACJZN stays at 10 kHz, SBJYN stays 28.17 kHz	3.2 Active seismic clock output stays at 10 kHz	9.03	VI
U85	54L20 4-Input gate U84A fails high				

SYSTEM	ALSEP E	PREPARED BY	J. G. Smith	NO.	ATM 950
END ITEM	Data Processor	DWS NO.		PAGE	28 of 46
ASSY	Timing and Control Word Gen.	DWS NO.		DATE	12/18/70

234941 6

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY
		ASSEMBLY	END ITEM		
3 Control Logic	54L20 .129	3.3 Subbit timer stays in slow mode all time	3.3 Timing pulse generator outputs data shift (DSHYP), HSLZN housekeeping shift and bit rates to modulator stay in slow mode	11.96	VI
	54L00 2-Input gate U83D fails high	3.4 Subbit timer stays in normal mode and the time	3.4 Timing pulse generator outputs data shift (DSHYP), (HSLZN) housekeeping shift and bit rate to modulator stay in normal mode	9.08	VI
	54L74 .159	3.5 a) Subbit timer stays in normal mode all the time b) Subbit timer stays in slow mode all the time c) Subbit timer stays in slow mode d) Subbit timer stays in normal mode	3.5 a) Timing pulse generator outputs stay in normal mode b) Timing pulse generator output stay in slow mode c) Timing pulse generator output stay in slow mode but control word gen. will say data processor is in normal and slow mode d) Timing pulse generator output stay in normal mode but control word generator will say data processor is not in normal mode or slow mode	14.74	VI
	54L00 .078	3.6 a) Subbit timer for LSPE experiment will not go from normal mode to slow mode b) Subbit timer has output of 1 kHz or 540 kHz for data shift for all operating modes	3.6 a) Timing pulse generator output in LSPE experiment (ACJYN) will not go from normal mode to slow mode b) Timing pulse generator's data shift pulses are in error for LSPE and active seismic experiments	7.23	VI
	54L74 .159	3.7 a) Subbit timer will stay in normal mode when you command slow mode for normal mode and slow mode get wrong data shift signals	3.7 a) Timing pulse generator's output DSHYP, HSLZN modulator clock will be at wrong rate in normal and slow modes.	14.73	VI

SYSTEM ALSEP E	PREPARED BY J.C. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DNG NO.	PAGE - 29 OF 46	DATE
ASSY Timing and Control Word Gen.	DNG NO.	23494	12/22/70

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE		FAILUR PROBABILITY 0 x 10 ³	CRITIC- ALITY
		ASSEMBLY	END ITEM		
	3.7 b) 54L74 F.F. U85B fails $\begin{array}{ c c }\hline Q & \bar{Q} \\ \hline 1 & 0 \\ \hline\end{array}$	3.7 b) Subbit timer LSP will not shift to slow mode and LSP and active seismic experiments will have wrong data shift pulses, and modulator clock frequency	3.7 b) Timing pulse generators output DSAYP, HSLZN, modulator clock will be at wrong rate and active seismic experiment command		
	c) fails $\begin{array}{ c c }\hline Q & \bar{Q} \\ \hline 1 & 1 \\ \hline\end{array}$	c) Subbit timer LSP experiment command will not go into its slow mode and normal and slow modes will have wrong pulse rate for data shift pulses, and modulator clock frequency	c) Timing pulse generators output DSHYP, HSLZN, modulator clock will be at wrong rate for normal and slow mode		
	d) fails $\begin{array}{ c c }\hline Q & \bar{Q} \\ \hline 0 & 0 \\ \hline\end{array}$	d) Subbit timer will not shift from normal to slow mode rate	d) Timing pulse generator output DSHYP, HSLZN, modulator clock will be at wrong rate for LSP and active seismic experiment commands.		
	54L00 .076 3.8 a) 2-Input gate U83B fails high	3.8 a) Subbit timer will not shift from normal mode to slow mode	3.8 a) Timing pulse generator output DSHYP, HSLZN, modulator clock will be at wrong rate for slow mode command	7.04 ¹	VI
	b) fails low	b) Subbit timer will not shift from slow mode to normal mode	b) Timing pulse generator outputs DSHYP, HSLZN, modulator clock will be at wrong rate for normal mode command		
	54L00 .076 3.9 a) 2-Input gate U83C fails high	3.9 a) Subbit timer has wrong output for LSP and active seismic experiments	3.9 a) Timing pulse generator outputs DSHYP, HSLZN, modulator clock will be at wrong rate for LSP and active seismic experiments	7.04	VI
	b) fails low	b) Subbit timer has wrong output for normal and slow modes	b) Timing pulse generator output DSHYP, HSLZN, modulator clock will be at wrong rate for normal and slow mode commands.		

SYSTEM ALSEP	PREPARED BY J.G. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DWG NO.	PAGE 30 OF 46	
ASSY Timing and X Control Word Gen.	DWG NO.	DATE	
	2349416	1/4/71	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITI- CALITY
		ASSEMBLY	END ITEM		
4 Frame Counter U50	4.1 54L04 .055 Inverter U50C fails low Inverter U50D fails low	4.1 Frame counter stay reset and frame frame counter stops counting	4.1 Frame Counter stops counting and mode selection (3 word 10 digit) stays in last state	6.87	VI
	4.2 54L04 .024 Inverter U50C fails high Inverter U50D fails high	4.2 Frame counter will not reset after 90th frame	4.2 Control word generator will have wrong frame count after 90th word	3.00	VI
	4.3 F.F. U56A .059 fails Q \bar{Q} 1 0 1 1	4.3 Frame counter stops counting	4.3 Control word generator stops pro- ducing control words, event frame marker counts 2 times as fast	7.37	VI
	4.4 F.F. U56A .059 fails Q \bar{Q} 0 1 0 0	4.4 Frame counter stops counting	4.4 Control word generator stops pro- ducing control words, event frame marker stops	7.37	VI
	4.5 F.F. U56B .118 fails Q \bar{Q} 0 1 1 0 0 0 1 1	4.5 Frame counter stops counting in 2d - 7th digits	4.5 Control word generator has wrong frame count	14.74	VI
	4.6 F.F. U57A .118 fails Q \bar{Q} 0 1 1 0 0 0 1 1	4.6 Frame counter stops counting in 3d - 7th digits	4.6 Control word generator has wrong frame count	14.74	VI
	4.7 F.F. U57B .118 fails Q \bar{Q} 0 1 1 0 0 0 1 1	4.7 Frame counter stops counting in 4th - 7th digits	4.7 Control word generator has wrong frame count	14.74	VI
	4.8 F.F. U58A .118 fails Q \bar{Q} 0 1 1 0 0 0 1 1	4.8 Frame Counter stops counting in 5th - 7th digits	4.8 Control word generator has wrong frame count	14.74	VI

SYSTEM	ALSEP E	PREPARED BY	J. G. Smith	REV.
END ITEM		DWS NO.	ATM 950	
Data Processor			PAGE 31 OF 46	
X ASSY Timing and Control Word Gen.		DWS NO.	DATE	1/4/71

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE	(α)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITI- CALITY
			ASSEMBLY	END ITEM		
4 Frame Counter	4.9 54L73 F.F. U56B. fails	.118	4.9 Frame counter stops counting in 6th - 7th digits	4.9 Control word generator has wrong frame count	14.74	VI
	54L73 4.10 F.F. U47B fails	.118	4.10 Frame counter stops counting in 7th digit	4.10 Control word generator has wrong frame count	14.74	VI
	54L28 4.11 2-Input gate U46G fails high, low	.058	4.11 Event frame marker stops working (EFMTN)	4.11 Event frame marker stops working (EFMTN)	14.74	VI
U50B	4.12 Inverter U50B fails high, low	.039	4.12 Frame counter stops counting	4.12 Control word generator has wrong words	4.87	VI
	54L10 5.1 3-Input gate U64A fails high or low	.040	5.1 Error in normal speed command in control word generator	5.1 Control word generator 3-word 10 digit mode selection will be in error for normal speed command	13.48	VI
	54L04 Inverter U45D fails high or low					
U64B	54L10 5.2 3-Input gate U64B fails high or low	.040	5.2 Error in slow speed command in control word generator	5.2 Control word generator 3-word 10 digit mode selection will be in error for slow speed command	13.48	VI
	54L04 Inverter U45E fails high or low					
	54L10 5.3 3-Input gate U66A fails high or low	.106	5.3 Error in normal speed command in control word generator	5.3 Control word generator 3-word 10 digit mode selection will be in error	35.73	VI
U66B	" " U66B " "	"				
	" " U46D " "	"				
	" " U66C " "	"				
U66C	54L10 5.4 3-Input Gate U64C fails high or low	.112	5.4 Error in serial number command in control word generator	5.4 Control word generator 3-word 10 digit mode selection will be in error for serial number	35.73	VI
	" " U65A " " "	"				
	" " U65B " " "	"				
U65C	" " U65C " " "	"				

SYSTEM	ALSEP E	PREPARED BY	J.C. Smith	NO	ATM 950	REV.
END ITEM	Data Processor	DWG NO.		PAGE	32 OF 46	
ASSY	Timing and Control Word Gen.	DWS NO.	2349416	DATE	1/4/71	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY
		ASSEMBLY	END ITEM		
5 Control Word Generator	54L00 .054/ U59A 5.5 4-Input Gate U59A fails high or low	5.5 Error in 3-word 10 digit mode selection	5.5 Control word generator 3-word 10 digit mode selection will be in error	18.20	VI
	54L04 Inverter U45C fails high or low				
	54L10 .138/ U60A 5.6 3-Input Gate U60A fails high or low	5.6 Error in frame count 3-word digits 6-9 in control word generator	5.6 Control word generator frame count 3-word digits 6-9 will be in error	46.52	VI
	" " U61A " " "				
	" " U62A " " "				
	54L00 .138/ U63A 4-Input Gate U63A " " "				
	54L04 Inverter U53C fails high or low				
	54L10 .138/ U62B 5.7 3-Input gate U62B fails high or low	5.7 Error in frame count 3-word digits 3-5 in control word generator	5.7 Control word generator frame count 3-word digits 3-5 will be in error	46.52	VI
	" " U62C " " "				
	" " U61C " " "				
U63B	54L20 . 4-Input gate U63B " " "				
	54L04 Inverter U53D fails high or low				
	54L10 .028/ U60C 5.8 3-Input gate U60C fails high or low	5.8 Error in control word generator 3-word, 10 digit	5.8 Control word generator mode selection 3-word, 10 digit will be in error	9.44	VI
U52C	54L00 .021/ 5.9 2-Input gate U52C fails high or low	5.9 Error in control word generator 3-word, 1-2 digits	5.9 Control word generator mode selection 3-word, 1-2 digits will be in error	7.08	VI

SYSTEM ALSEP E	PREPARED BY J.G. Smith	NO. ATM 950
END ITEM Data Processor	DWS NO.	PAGE 33 OF 46
X ASSY Timing and Control Word Gen.	DWS NO. 2349416	DATE 1/4/71

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITI- CALITY
		ASSEMBLY	END ITEM		
5 Control Word Generator U60B	54L10 .061	5.10 Error in control word generator 3-word	5.10 Control word generator mode selection 3-word will be in error	20.56	VI
U52D	54L00 2-Input gate U52D " " "				
U53A	54L04 Inverter U53A fails high or low .012				
U53E	54L04 5.11 Inverter U53D fails high or low	5.11 3-word will be in error from control word generator	5.11 Control word generator 3-word output will be in error to multiformat com- municator (THRZN)	4.05	VI
U51A U52A U52B U54A	54L00 .085 5.12 2-Input gate U51A fails high or low " " U52A " " " " " U52B " " " " " U54A " " "	5.12 1-word will be in error from control word generator	5.12 Control word generator 1-word out- put will be in error	20.65	VI
U53A	54L04 .012 5.13 Inverter U53A a) fails low b) fails high	5.13 a) 1-3 word will be in error b) 1-word will be in error	5.13 a) Control word generator 1-3 word will be in error b) Control word generator 1-word will be in error	4.05	VI
U51B U51C U51D U54B	54L00 .085 5.14 2-Input gate U51B fails high or low " " U51C " " " " " U51D " " " " " U54B " " "	5.14 2-word will be in error from control word generator	5.14 Control word generator 2-word will be in error	20.65	VI
U53B	54L04 .012 5.15 Inverter U53B a) fails low b) fails high	5.15 a) 1-3 word will be in error b) 2-word will be in error	5.15 a) Control word generator 1-3 word will be in error b) Control word generator 2-word will be in error	4.05	VI
U55B	54L10 .028 5.16 3-Input gate U55B fails high or low	5.16 1-3 word will be in error	5.16 Control word generator 1-3 word will be in error	9.44	VI
U55A	54L10 .028 5.17 3-Input gate U55A fails high or low	5.17 Product of 1-3 word commands to modulator will be in error	5.17 Control word generator output of product of 1-3 word commands to modulator will be in error	9.44	VI

SISTEM	ALSEP E	PREPARED BY	REV.
END ITEM	DNS NO.	ATM 950	
Data Processor		PAGE 34 of 46	
* ASSY Timing and Control Word Gen.	DNS NO. 2349416	DATE 1/10/71	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (X)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY										
		ASSEMBLY	END ITEM												
6 Bit Timer 6.1 U45A	54L04 .080 6.1 Inverters U45A fail low or high " U45B " "	6.1 Bit timer has error in counting	6.1 Control word generator has error in output due to bit timer timing pulse generator outputs DGTYN, DGTYP, FMZTN, PCLYN are in error	8.07	VI										
6.2 U45B	54L00 .071 6.2 2-Input gate U46A fails high	6.2 Might cause error in bit timer if U48A, U48B, U49A flip flop do not reset properly	6.2 Control word generator might have error	7.16	VI										
6.3 U47A	54L73 .729 6.3 a) F.F. U47A fails <table border="1"><tr><td>Q</td><td>\bar{Q}</td></tr><tr><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></table>	Q	\bar{Q}	0	0	0	1	1	0	1	1	6.3 a) Divide by ten counter stops and bit timer stops timing pulses	6.3 a) Bit timer stops operating and (BPIZP) bit period of bit timer and control word generator stop operating	73.57	VI
Q	\bar{Q}														
0	0														
0	1														
1	0														
1	1														
U48A	F.F. U48A fails <table border="1"><tr><td>Q</td><td>\bar{Q}</td></tr><tr><td>1</td><td>0</td></tr><tr><td>0</td><td>0</td></tr></table>	Q	\bar{Q}	1	0	0	0								
Q	\bar{Q}														
1	0														
0	0														
U48B	F.F. U48B fails <table border="1"><tr><td>Q</td><td>\bar{Q}</td></tr><tr><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td></tr></table>	Q	\bar{Q}	1	0	0	1	0	0						
Q	\bar{Q}														
1	0														
0	1														
0	0														
U49A	F.F. U49A fails <table border="1"><tr><td>Q</td><td>\bar{Q}</td></tr><tr><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td></tr></table>	Q	\bar{Q}	1	0	0	1	0	0						
Q	\bar{Q}														
1	0														
0	1														
0	0														
U49B	F.F. U49B fails <table border="1"><tr><td>Q</td><td>\bar{Q}</td></tr><tr><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td></tr></table>	Q	\bar{Q}	1	0	0	1	1	1						
Q	\bar{Q}														
1	0														
0	1														
1	1														

SYSTEM ALSEP E	PREPARED BY J. G. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DWS NO.	PAGE 35 OF 46	
ASSY Timing and Control Word Gen.	DWS NO. 2349416	DATE 1/21/71	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (a)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY						
		ASSEMBLY	END ITEM								
6.3 Bit Timer U48A	6.3 b) 54L73 F. F. U48A fails <table border="1"><tr><td>Q</td><td>0</td></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td></tr></table>	Q	0	0	1	1	1	6.3 b) Divide by ten counter divides by two instead of by ten	6.3 b) Bit timer, (BPIZZ) bit period of bit timer and control word generator will operate at pulse rate 5 times greater than normal		
Q	0										
0	1										
1	1										
U48B	F. F. U48B fails <table border="1"><tr><td>Q</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></table>	Q	0	1	1						
Q	0										
1	1										
U49A	F. F. U49A fails <table border="1"><tr><td>Q</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></table>	Q	0	1	1						
Q	0										
1	1										
U49B	F. F. U49B fails <table border="1"><tr><td>Q</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></table>	Q	0	1	1						
Q	0										
1	1										
	.071										
6.4	U46B	54L00 6.4 2-Input gate fails high or low	6.4 Bit timer output (BPIZN) bit period of bit timer fails	6.4 Bit period of bit timer fails	7.16 VI						
6.5	U50A	.049	6.5 a) Inverter fails low	6.5 a) Bit timer stops sending pulses to timing pulse generator	4.94 VI						
		54L04 b) Inverter fails high	b) Bit timer stops sending pulses to timing pulse generator	b) Timing pulse generator outputs (DGTYP) data gate, (PMLZN) frame marker multiplex, and (PCLYN) multiformat command advance fail no output pulses b) Timing pulse generator outputs (DGTYP) data gate, (FMLZN) frame marker multiplex, and (PCLYN) multiformat command advance have false output pulses							
7 Modulator	U82C	54L00 7.1 a) 2-Input gate fails low	7.1 a) modulator loses active seismic data and all other serial data from experiments	7.1 a) Modulator outputs TAK, TBK, TCK lose active seismic data and all other serial data from experiments	7.13 VI						
		b) 2-Input gate fails high	b) Modulator loses active seismic data	b) Modulator output TAK, TBK, TCK lose active seismic data							

SYSTEM	ALSEP E	PREPARED BY	NO.
END ITEM		J. C. Smith	ATM 950
		ENG NO.	REV.
Data Processor		PAGE 36 of 46	
ASSY Timing and Control Word Gen.	ENG NO.	DATE	1/15/71
	2349426		

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE	(α)	EFFECT OF FAILURE		FAILURE PROBABILITY Q x 10 ³	CRITIC- ALITY
			ASSEMBLY	END ITEM		
7 Modulator	54L00	.063	7.2 Modulator loses active seismic data and all other serial data from experiments	7.2 Modulator outputs TAK, TBK, TCK lose active seismic data and all other serial data from experiments	7.13	VI
	54L74	.130	7.3 Modulator loses active seismic data and all other serial data from experiments	7.3 Modulator outputs TAK, TBK, TCK lose active seismic data and all other serial data from experiments	14.71	VI
	F.F. U88A	Q1 Q2	fails 1 0 high 0 1 low			
	54L04	.046	7.4 a) Inverter fails low	7.4 a) Modulator loses active seismic data and all other serial data from experiments	5.21	VI
	U86B	b) Inverter fails high		b) Modulator will have errors in control word data if serial input data is presented simultaneously		
	54L00	.063	7.5 a) 2-Input gate fails low	7.5 a) modulator loses all data	7.13	VI
	U84C	b) 2-Input gate fails high		b) modulator loses control word generator data		
	54L00	.063	7.6 a) 2-Input gate fails high	7.6 a) Modulator loses serial data from experiments	7.13	VI
U87A	b) 2-Input gate fails low			b) Modulator loses all data		
	54L00	.063	7.7 2-Input gate fails low, high	7.7 Modulator loses all data	7.13	VI
	U88B	54L74	Q1 Q2 1 0 0 1 1 1 0 0	7.8 Modulator loses all data	14.71	VI

SYSTEM ALSEP E	PREPARED BY J. G. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DNG NO.	PAGE 37 of 46	
X ASSY Timing and Control Word Gen.	DNG NO. 2349426	DATE 1/13/71	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (α)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY
		ASSEMBLY	END ITEM		
Modulator U87B	54L00 7.9 a) 2-Input gate fails low b) 2-Input gate fails high	.063	7.9 a) Modulator loses all data b) Modulator loses all data which is logical zero	7.9 a) Modulator output TAK, TBK, TCK lose all data b) Modulator output TAK, TBK, TCK lose all data which is logical zero	7.13 VI
	54L00 7.10 a) 2-Input gate fails low b) 2-Input gate fails high	.063	7.10 a) Modulator loses all data b) Modulator loses all data which is logical one	7.10 a) modulator output TAK, TBK, TCK lose all data b) Modulator output TAK, TBK, TCK lose all data which is logical one	7.13 VI
U87D	54L00 7.11 2-Input gate fails high, low	.063	7.11 Modulator loses all data	7.11 Modulator output TAK, TBK, TCK lose all data	7.13 VI
	54L04 7.12 Inverter fails high, low	.046	7.12 Modulator loses TCK output data	7.12 Modulator output TCK fails loses all data	5.21 VI
U86E	54L04 7.13 Inverter fails high, low	.046	7.13 Modulator loses TBK, TCK output data	7.13 Modulator outputs TBK, TCK lose all data	5.21 VI
	54L04 7.14 Inverter fails high, low	.046	7.14 Modulator loses TAK output data	7.14 Modulator output TAK loses all data	5.21 VI
U90A	54L74 7.15 F.F. fails	Q Q 1 0 0 1 1 1 0 0	7.15 Modulator loses all data	7.15 Modulator output TAK, TBK, TCK lose all data	14.71 VI

SYSTEM ALSEP E	PREPARED BY J. G. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DWG NO.	PAGE 38 OF 46	
ASSY X-Card	DWG NO.	DATE	
Interface module	2349456	1/22/71	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE	(α)	EFFECT OF FAILURE		FAILURE PROBABILITY Q x 10 ³	CRITIC- ALITY
			ASSEMBLY	END ITEM		
Interface Module 1.1 U1	54L04	.064				
	1.1 Inverter					
	A) U1-A	Fails	High	A) Lose frame mark-B signal with +5VX Supply	A) (FMBZP) Frame mark B signal is lost when X interface module is on	VI
	B) U1-B	"	"	B) Lose frame mark-C signal with +5VX Supply	B) (FMCZP) Frame mark C signal lost when X interface module is on	
	C) U1-C	"	"	C) Lose frame Mark-D signal with +5VX supply	C) (FMDZP) Signal is lost same as A	
	D) U1-D	"	"	D) Lose frame Mark-E signal with +5VX supply	D) (FMEZP) Signal is lost same as A	
	E) U1-E	"	"	E) Lose frame Mark-G signal with +5VX supply	E) (FMEZP) Signal is lost same as A	
	F) U1-F	"	"	F) Lose 90th frame -G signal with +5VX supply	F) (NFGZP) Signal is lost same as A	
	G) U1-A	Fails	Low	G) 1. Lose frame marker-B signal with +5VX or +VY if U1-A sinking transistor fails shorted 2. Lose frame marker-B signal with +5VX if U1-A sinking transistor's drive circuit fails causing sinking transistor to stay in zero condition as long as SVX is applied	G) 1. (FMBZP) Signal with +5VX or +VY fails if U1-A sinking transistor fails shorted 2. (FMBZP) Signal with +5VX fails if U1-A sinking transistor's drive circuit fails causing sinking transistor to stay in 0 condition as long as X interface module is on	
	H) U1-B	"	"	H) Same as G) with U1-B	H) (FMCZP) Signal fails same as G	
	I) U1-C	"	"	I) " " G) " U1-C	I) (FMDZP) Signal fails same as G	
	J) U1-D	"	"	J) " " G) " U1-D	J) (FMEZP) Signal fails same as G	
	K) U1-E	"	"	K) " " G) " U1-E	K) (FMGZP) Signal fails same as G	
	L) U1-F	"	"	L) " " G) " U1-F	L) (NFGZP) Signal fails same as G	

SYSTEM ALSER E END ITEM Data Processor ASSY X-Card Interface Module	PREPARED BY J. G. Smith Dwg No. 2349496	ATM 950 PAGE 39 of 46 DATE 1/22/71
--	--	---

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE	(Qx)	EFFECT OF FAILURE		FAILURE PROBABILITY Q x 10 ³	CRITIC- ALITY
			ASSEMBLY	END ITEM		
1.2 U3	1.2 54L04 Inverter A) U3-A	.064 Fails High	1.2 A) Lose data demand line-B signal with +5VX supply	1.2 A) (DDBZP) Data demand signal with +5VX supply is lost	30.30	VI
			B) Lose Data demand lined signal with +VX supply	(DDDZP) Signal is lost like A)		
			C) Lose data demand line-E signal with +5VX supply	(DDEZP) Signal is lost like A)		
			D) Lose data demand line-G signal with +5VX supply	(DDGZP) Signal is lost like A)		
			E) Lose data demand line-F signal with +5VX supply	(DDFZP) Signal is lost like A)		
			F) Lose 90th from -C signal with +5VX supply	(NFCZP) Signal is lost like A)		
			G) 1. Lose data demand Line-B with +5VX or +5VY if U3-A sinking transistor fails shorted 2. Lose data demand line-B signal with +5VX if U1-A sinking transistor's drive circuit fails causing sinking transistor to stay in zero condition as long as 5VX is applied.	1. (DDBZP) Data demand signal with +5VX or +5VY fails if U3-A sinking transistor fails shorted 2. (DDBZP) Signal with +5VX fails if U3-A sinking transistor's drive circuit fails causing sinking transistor to stay in zero condition as long as X interface module is on.		
			H) Same as G) with U3-B	(DDDZP) Signal fails same as G)		
			I) Same as G) with U3-C	(DDEZP) Signal fails same as G)		
			J) Same as G) with U3-D	(DDGZP) Signal fails same as G)		
			K) Same as G) with U3-E	(DDFZP) Signal fails same as G)		
			L) Lose 90th from -C signal with +5VX supply	(NFCZP) Signal fails same as G)		
	1.3 U4 U5	.064 Fails High	1.3 A) Same as U3-A A)	A) (NFBZP) 90th from signal with +5VX Supply is lost	30.30	VI

SYSTEM ALSEP ECLIB	PREPARED BY I.G. Smith	NO. ATM 950
Data Processor ACTV X-Card Interface Module	DWG NO. DMS NO. 2349456	PAGE 40 OF 46 DATE 1/22/71

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE	(α)	EFFECT OF FAILURE		FAILURE PROBABILITY Q x 10 ³	CRITIC- ALITY		
			ASSEMBLY	END ITEM				
1.3 Interface Module	1.3 54L04 Inverter B) U4-B	Fails	High	1.3 B) Same as U3-A A)	1.3 B) (NFDZP) 90th from signal with +5VX Supply is lost			
		"	"	C) " " " "	C) (NFEZP) " " " "			
		"	"	D) " " " "	D) (SLBZN) Shift line signal with +5VX Supply is lost			
		"	"	E) " " " "	E) (SLCZN) " " " "			
		"	"	F) " " " "	F) (SLDZN) " " " "			
	1.3 G) U5-A	Fails	Low	1.3 G) Same as U3-A G)	1.3 G) (NFBZP) Fails same as U3-A G)			
		"	"	L) Same as U3-F L)	L) (SLDZN) Fails same as U3-F L)			
1.4	U7	1.4 A) U7-A	Fails	064	1.4 A) Same as U3-A A)	1.4 A) (SLEZN) Fails same as U3-A A)	30.30	VII
				"	B)	(DGBZP)		
				"	C)	(EFBZP)		
				"	D)	(SBJZP)		
				"	E)	(ACJZP)		
				"	F)	(DGFZP) Fails same as U3-F F)		
				"	G)	(SLEZN) Fails same as U3-A G)		
				"	L)	(DGFZP) Fails same as U3-F L)		

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

SYSTEM ALSEP E	PREPARED BY I. G. Smith	REV. ATM 950
END ITEM Data Processor ASSY X-Card Interface Module	DWG NO. 2349456	PAGE 41 OF 46 DATE 1/22/71

PART/COMPONENT SYMBOL	FAILURE MODE	(α)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY
			ASSEMBLY	END ITEM		
1.5* Resistor - R1 Capacitor - C1	1.5 A) R1 C1	Fails Fails	Open Short	1.5 A) Lose frame mark for LSG experiment	5.21	III
	B) R1 C1	Fails Fails	Drift Drift	B) 90th frame mark for LSG still works		
1.6* Resistor - R2 Capacitor - C2	1.6 A) R2 C2	Fails Fails	Open Short	1.6 A) Lose 90th frame mark for LSG experiment	5.21	III
	B) R2 C2	Fails Fails	Drift Drift	B) 90th frame mark for LSG still work		
1.7* R-3 C-3	1.7* A) R3 C3	Fails Fails	Open Short	1.7 A) Lose frame mark for C-experiment	5.21	III
	B) R3 C3	Fails Fails	Drift Drift	B) Frame mark for C-experiment still works		
1.8* R4 C4	1.8 A) R4 C4	Fails Fails	Open Short	1.8 A) Lose 90th frame mark for LEAM experiments	5.21	III
	B) R4 C4	Fails Fails	Drift Drift	B) 90th frame mark for LEAM still works		
1.9* R5 C5	1.9 A) R5 C5	Fails Fails	Open Short	1.9 A) Lose frame mark for LEAM experiment	5.21	III
	B) R5 C5	Fails Fails	Drift Drift	B) Frame mark for LEAM experiment still works		
1.10* R6 C6	1.10 A) R6 C6	Fails Fails	Open Short	1.10 A) Lose 90th frame for LMS experiment	5.21	III
	B) R6 C6	Fails Fails	Drift Drift	B) 90th frame for LMS experiment still works		
1.11* R8 C8	1.11 A) R8 C8	Fails Fails	Open Short	1.11 A) Lose shift line for LSG experiment	5.21	III
	B) R8 C8	Fails Fails	Drift Drift	B) Shift line for LSG Experiment still works		

SYSTEM ALSEP E	PREPARED BY J. G. Smith	NO. ATM 950	REV.
END ITEM Data Processor ASSYX-CAP Interface Module	DNS NO. 2349456	PAGE 42 OF 46	DATE 1/22/71

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE	(α)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY
			ASSEMBLY	END ITEM		
Interface Module 1.12*	1.12 A) R7 C7	.011 Fails Fails Fails Fails	Open Short Drift Drift	1.12 A) Loss frame mark for LMS experiment B) Frame mark for LMS experiment still works	1.12 A) (FMEZP) signal fails B) (FMEZP) signal still works	5.21
1.13*	R9 C9	1.13 A) R9 C9 B) R9 C9	.011 Fails Fails Fails Fails	Open Short Drift Drift	1.13 A) Lose frame mark for heat flow experiment B) Frame mark for heat flow experiment still works	5.21
1.14*	R10 C10	1.14 A) R10 C10 B) R10 C10	.011 Fails Fails Fails Fails	Open Short Drift Drift	1.14 A) Lose data shift line for C-experiment B) Data shift line for C-experiment still works	5.21
1.15*	R11 C11	1.15 A) R11 C11 B) R11 C11	.011 Fails Fails Fails Fails	Open Short Drift Drift	1.15 A) Lose 90th frame for G-experiment B) 90th frame for heat flow experiment still works	5.21
1.16*	R12 C12	1.16 A) R12 C12 B) R12 C12	.011 Fails Fails Fails Fails	Open Short Drift Drift	1.16 A) Lose data shift line for team experiment B) Data shift line for team expt. still works	5.21
1.17*	R13 C13	1.17 A) R13 C13 B) R13 C13	.011 Fails Fails Fails Fails	Open Short Drift Drift	1.17 A) Lose data demand line for LSG experiment B) Data demand line for LSG expt. still works	5.21
1.18*	R14 C14	1.18 A) R14 C14 B) R14 C14	.011 Fails Fails Fails Fails	Open Short Drift Drift	1.18 A) Lose data shift line for LMS experiment B) Data shift line for LMS expt. still works	5.21

SYSTEM ALSEP E	PREPARED BY J. C. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DWS NO.	PAGE 43 OF 46	
ASSY X-CARD Interface Module	DWS NO. 2349456	DATE	1/22/71

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT SYMBOL	FAILURE MODE (a)	EFFECT OF FAILURE				FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY
		ASSEMBLY	END ITEM				
1.19*	R15 C15	1.19 A) R15 Fails C15 Fails B) R15 Fails C15 Fails	.011 Open Short Drift Drift	1.19 A) Lose data demand line for team experiment B) Data demand line for team expt. still works	1.19 A) (DDDZP) signal fails B) (DDDZP) signal still works	5.21	III
1.20*	R16 C16	1.20 A) R16 Fails C16 Fails B) R16 Fails C16 Fails	.011 Open Short Drift Drift	1.20 A) Lose data shift line for heat flow experiment B) Data shift line for heat flow expt. still works	1.20 A) (SLGZN) signal fails B) (SLGZN) signal still works	5.21	III
1.21*	R17 C17	1.21 A) R17 Fails C17 Fails B) R17 Fails C17 Fails	.011 Open Short Drift Drift	1.21 A) Lose data demand line for LMS experiment B) Data demand line for LMS expt. still works	1.21 A) (DDEZP) signal fails B) (DDEZP) signal still works	5.21	III
1.22*	R18 C18	1.22 A) R18 Fails C18 Fails B) R18 Fails C18 Fails	.011 Open Short Drift Drift	1.22 A) Lose data shift line for LSP experiment B) Data shift line for LSP experiment still works	1.22 A) (SLJZN) signal fails B) (SLJZN) signal still works	5.21	III
1.23*	R21 C19	1.23 A) R21 Fails C19 Fails B) R21 Fails C19 Fails	.011 Open Short Drift Drift	1.23 A) Lose data demand pulse heat flow experiment B) Data demand pulse heat flow experiment still works	1.23 A) (DDGZP) signal fails B) (DDGZP) signal still works	5.21	III
1.24*	R28 C22	1.24 A) R28 Fails C22 Fails B) R28 Fails C22 Fails	.011 Open Short Drift Drift	1.24 A) Lose data demand signal for F experiment B) Data demand signal for F expt. still works	1.24 A) (DDGZP) signal fails B) (DDFZP) signal still works	5.21	III
1.25*	R35 C26	1.25 A) R35 Fails C26 Fails B) R35 Fails C26 Fails	.011 Open Short Drift Drift	1.25 A) Lose data gate signal for B experiment B) Data gate signal for B expt. still works	1.25 A) (DGBZP) signal fails B) (DGBZP) signal still works	5.21	III

*These items are non-redundant.

SYSTEM ALSEP E	PREPARED BY J. C. Smith	REL. ATM 950	REV.
END ITEM Data Processor	DNS NO.	PAGE 44 OF 46	
ASSY X-Card Interface Module	DNS NO. 2349456	DATE 1/22/71	

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT NUMBER	FAILURE MODE (α)	EFFECT OF FAILURE				FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY	
		ASSEMBLY	END ITEM					
1. 26*	1. 26 A) R36 C27	.011 Fails Open Short Drift Drift	1. 26 A) B)	Lose event frame signal for B experiment Event frame signal for B-expt. still works	1. 26 A) B)	(EFBZP) signal fails (EFBZP) signal still works	5. 21	III
	B) R36 C27	Fails Drift Drift						
1. 27*	1. 27 A) R38 C29	.011 Fails Open Short Drift Drift	1. 27 A) B)	Lose LSP clock signal LSP clock signal still works	1. 27 A) B)	(ACJZP) signal fails (ACJZP) signal still works	5. 21	III
	B) R38 C29	Fails Drift Drift						
1. 28*	1. 28 A) R39 C30	.011 Fails Open Short Drift Drift	1. 28 A) B)	Lose data gate signal for F-expt. Data gate signal still works	1. 28 A) B)	(DGFZP) signal fails (DGFZP) signal still works	5. 21	III
	B) R39 C30	Fails Drift Drift						
1. 29*	1. 29 A) R40 C31	.011 Fails Open Short Drift Drift	1. 29 A) B)	Lose 90th frame signal for C-experiment 90th frame signal for C-expt. still works	1. 29 A) B)	(NFCZP) signal fails (NFCZP) signal still works	5. 21	III
	B) R40 C31	Fails Drift Drift						
1. 30	1. 31 A) C23	.002 Fail Short	1. 31 A)	Cause CR2 zener diode to fail	1. 31 A)	(PRSXN) signal give command to change supply sources from x to y	0. 95	VI
	B) C23	Fail Drift	B)	Could allow noise to give a false signal	B)	(PRSXN) signal might be wrong due to noise		

*These items are non-redundant

SYSTEM ALSEP E	PREPARED BY J. G. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DNS NO.	PAGE 45 OF 46	
ASSTY X-Card Interface Module	DNS NO. 2349456	DATE	1/22/71

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

PART/COMPONENT NUMBER	FAILURE MODE	(α)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY
			ASSEMBLY	END ITEM		
1.31 R31	1.32 A) R31 Fails	.010 Open	1.32 A) Reset circuit still work in degraded mode	1.32 A) (PRSXN) signal still work if 5vx goes to zero volts	4.74	VI
			B) Circuit still works	B) (PRSXN) signal still works		
1.32 CR2	1.33 A) CR2 Fails	.118 Short	1.33 A) Reset circuit still work in degraded mode	1.33 A) (PRSXN) signal still works if 5vx goes to zero	55.87	VI
			B) Circuit fails	B) (PRSXN) signal gives false signal		
	C) CR2 Fails	Drift	C) Circuit works in degraded mode	C) (PRSXN) signal still works if 5vx goes to zero		
1.33 R29	1.34 A) R29 Fails	.009 Open	1.34 A) Reset circuit fails	1.34 A) (PRSXN) signal gives false signal	4.26	VI
			B) Circuit works in degraded mode	B) (PRSXN) signal still works if 5vx goes to zero		
1.34 C24	1.35 A) C24 Fails	.002 Short	1.35 A) Reset circuit fails	1.35 A) (PRSXN) signal gives false signal	0.95	VI
			B) Reset circuit loses delay on turn on	B) (PRSXN) signal loses the delay when signal goes from zero to one		

FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

SYSTEM ALSEP E	PREPARED BY J. G. Smith	NO. ATM 950	REV.
END ITEM Data Processor	DWG NO.	PAGE 46 OF 46	
ASSY X-Card Interface Module	DWG NO. 2349256	DATE	1/22/71

PART/COMPONENT S/N/OL	FAILURE MODE	(α)	EFFECT OF FAILURE		FAILURE PROBABILITY $Q \times 10^3$	CRITIC- ALITY
			ASSEMBLY	END ITEM		
1.35	1.36	.114	1.36	A) Power on reset circuit fails to respond to loss of supply voltage X	1.36	
Q1A	A)	Q1A	Fails	Open	A) (PRSKN) power on reset fails	53.98
			Fails	Short		
R32		R32	Fails	Open		
R30		R30	Fails	Open		
R27		R27	Fails	Open		
R35		R35	Fails	Open		
R34		R34	Fails	Open		
U9C, D		U9C	Fails	High		
		U9D	Fails	High		
		U9C	Fails	Low		
		U9D	Fails	Low		
	B)	Q1A	Fails	Drift	B) (PRSKN) power on reset work in degraded mode	
		R32	Fails	Drift		
		R30	Fails	Drift		
		R27	Fails	Drift		
		R35	Fails	Drift		
		R34	Fails	Drift		