endix	ALSEP Array E - Command Decoder Failure Modes, Effects & Criticality Analysis	ATM 949
erospace stems Division		DATE 6-1-71

This ATM documents the Failure Modes, Effects and Criticality Analysis on the Bendix designed Command Decoder for the Array E ALSEP System. The analysis reflects analysis on those parts which are presently planned to be used in final flight configuration.

This document is prepared in accordance with the requirements of Section 5.2 of the Reliability Program Plan for Array E, ALSEP-RA-08, Bendix document number BSR 3024 dated 11-30-70.

Reliability prediction data are also documented herein in accordance with Section 5.5 of the Array E Reliability Program Plan.

Prepared by M. Tanacoan)

M. Papaioan ALSEP Reliability Department

Approved by

S.J. Ellison, Manager ALSEP Reliability

Aerospace Systems Division		PAGE	
Bendix	ALSEP E Command Decoder Failure Modes, Effects and Criticality Analysis	ATM 949	

1.0 Introduction

The results of the Reliability Prediction and the Failure Mode, Effects, and Criticality Analysis for ALSEP E Command Decoder are documented in this report. This Command Decoder represents the Bendix Designed unit which makes extensive use of low power TTL integrated circuits.

The reliability prediction for the Command Decoder is .99928 which exceeds the specified goal of .99000.

2.0 Circuit Description

Figure 1 shows the block diagram of one side of the redundant portion of the Command Decoder, and also of the non-redundant (back-up) functions on the Command Sequencer board. This diagram is included to clarify the terms and descriptions given in the Failure Mode, Effects, and Criticality Analysis portion of this ATM (Table II).

The logical flow of a ground command is from the receiver to the Data Demodulator, where it is converted into digital form and passed to the Control Logic and then to the Decode Gate board. The form of this data is three seven bit words, the first being the ALSEP address, the second the command complement for parity checking purposes, and the third word is the command. The Command Sequencer board provides the back-up functions of generating the repeated commands, the uplink switch-over circuit, and the ripple-off circuit.

2.1 Data Demodulator

The Data Demodulator circuit converts biphase baseband data from the Command Receiver into "Non Return to Zero" (NRZ) digital data and also provides uplink clock and threshold signals for the control logic portion of the Command Decoder. The unit is designed to accept a composite waveform which is the sum of a 1 KHz clock and a 2 KHz data subcarrier. The 2 KHz subcarrier is phase modulated by a 1000 bit/second data stream. The Phase Lock Loop (PLL) section provides the signals both to detect the data and clock it out to the Command Register in the Control Logic Section by locking to the 1 KHz uplink clock generated at the ground station. The phase lock loop contains circuitry which generates 4 phases of a 1 KHz square wave. One

Bendix	ALSEP E Command Decoder Failure Modes, Effects and	ATM 949
Aerospace	Criticality Analysis	PAGE OF
Systems Division		DATE 6-1-71

phase is used to drive the VCO to the phase lock condition while the other phases of the 1 KHz clock are gated together to produce the control logic clocks and provide 2 KHz signals for the data detector. The data detector consists of two detection chains, one to detect "1" bits and the other to detect "0" bits. The outputs of the two detection chains are connected to give a logic "1" output when a valid bit one is detected in the "1" chain and when a good bit zero is detected in the "0" chain. The outputs are clocked into the data flip flop by a short pulse generated near the end of each bit. Thus, NRZ data is obtained from the data flip flop, delayed by one bit from the baseband data. The threshold circuits are in two sections. Firstly, the analog threshold, described above, which ensures that output of the integrate and dump circuit is large enough before the comparators can produce data. Secondly, the digital threshold circuit which ensures that at least four valid data bits must be produced before the NRZ data is allowed into the Command Register in the Control Logic. The gate output of this circuitry is the digital threshold signal, and it is used to inhibit the data flip flop and also to reset the control logic, should a data dropout occur.

2.2 Control Logic

The Control Logic consists of an eight bit shift register, two counters, and reset circuitry. The shift register (Command Register) has the NRZ data passing through it at the rate of 1 KHz. A gate constantly samples the first seven bits of the shift register for the address of the particular ALSEP. Once an address is recognized, a timing sequence is initiated. After address recognition, the next seven pulses shift the command complement into the last seven bits of the shift register. The binary counter, ensures that the next seven bits of data (the command) clocked in are checked for parity. An exclusive OR gate sensing the first and last bits of the shift register performs a parity check on each bit of the command complement and the corresponding bit of the command. The command sequence pulse is gated with the parity flip flop to produce a command execute pulse. After command has been executed, a logical signal VWEZP is sent to the Data Processor and causes a data demand signal DDIZP to be sent back to the command decoder.

2.3 Decode Gates

The decode gate matrix decodes a seven bit binary command into individual command lines. A command execute pulse, CEXAN, is used Bendix ospace .tems Division

ALSEP E Command Decoder Failure Modes, Effects and Criticality Analysis

1 10	٥.		REV	. NO.	
А	ТM	949			
P	AGE _	4	. OF.	27	-
0,	ATE	6-1	-71		

to create the correct command pulse length. The decoding takes place in two levels. The first level creates outputs from all combinations of the first four bits (16) and from all combinations of the remaining three bits (8). This is accomplished with four-input gates, with the fourth input of the group of eight used for the command execute pulse. The output decoding is carried out with two input gates, all having inputs associated with each of the two groups of first level gates. One hundred and four commands of a possible 128 are decoded, with resistors provided in 53 outputs for rise time control. The capacitors for this control are provided on the Control Logic board.

2.4 Command Sequencer

The Command Sequencer consists of a free running binary counter with decoding logic wired to Experiment Calibrate command lines. The sequencer also functions as an uplink switch-over timer to ensure a switch from one uplink chain to the other in case of an uplink failure. The clock for the counter is the 90th frame mark, NFIZP, a 118 us pulse appearing every 54 seconds, generated within the Data Processor. Once the commands are generated, they are "OR'd" with the experiment calibrate command lines in the redundant section of the command sequencer. Also, within this redundant section is an "enable/inhibit repeated commands" flip flop which, by means of two commands, lets the ground user of ALSEP decide whether the repeated calibrate commands should be provided to the experiments or not. This inhibit feature also permits the repeated command sequencer to be disabled in case of a failure in any of the non-redundant circuitry. The Ripple-off circuit consists of an 8-bit binary counter and decoding gates producing the commands. The counter is clocked by the CWE clock, a 1060 Hz clock generated within the Data Processor. The loss of a "Reserve Power" signal from the PCU causes seven power loads to be switched sequentially to standby after a predetermined length of time.


3.0 Reliability Prediction

The reliability prediction for the Command Decoder operating in standby redundant configuration is calculated to be .99928 for launch, deployment and two years of lunar operation. The predicted reliability exceeds the specified goal of .99000 as stated in ATM 889, Section 4.2.

Bendix 4	ALSEP E Command Decoder	ATM 949		
	Failure Modes, Effects and Criticality Analysis	PAGE OF		
Stems Division	v	PATE 6-1-71		

Figure 2 defines the Reliability Block Diagram and Mathematical Model for the Command Decoder. Two identical channels are represented by "A" in operation, and "B" in standby redundancy. The components associated with switching and located on the only non-redundant module represent the third reliability function. The fourth block represents the single point failures in the Control Logic and Decode Gate Modules.

The probability failures for each functional component identified in Figure 2 are tabulated in Table I. The probability failures shown represent composite totals derived from the parts application stress ratios of each electronic piece part modified by the failure mode apportionment.






Figure 2 Command Decoder Reliability Block Diagram

and the second s

Bendix

Aerospace vistems Division

Ì.

NO.	REV. NO.
ATM 949	
PAGE8	OF
DATE 6-1	1-71

TABLE I

ALSEP E Command Decoder Failure Modes, Effects and

Criticality Analysis

PROBABILITY FAILURE SUMMARY

Assembly	Operating	Standby
Data Demodulator A*	.01270	. 00013
Control Logic A	.00730	. 00007
Control Logic SPFS	.00001	
Decode Gates A	.01450	. 00015
Decode Gates SPFS	.00001	
Totals	Q ₁ =.03450	Q₂=.0 0035
Sequencer (Switching)	$Q_{g} = .00271$	

2

*B Boards have same failure rates as A Boards.

Bendix 1	ALSEP E Command Decoder Reliability and Failure Mode, Effects	ATM 949
Aerospace	and Critical Analysis	PAGE 9 OF 27
Systems Division		DATE 6-1-71

3.1

Reliability Calculations




Figure 2 RELIABILITY MODEL

3.1.1

 $Q_{1} = Probability Failure in Operation$ $Q_{2} = Probability Failure in Standby$ $Q_{S} = Probability Failure in Switching$ $Q_{F} = Probability Failure in Single Point Failures$ $Q_{T} = \frac{Q_{1} \cdot Q_{1}}{2} + \frac{Q_{1} \cdot Q_{2}}{2} + Q_{1} R_{2} Q_{S} + Q_{F}$ $Q_{T} = \frac{Q_{1}^{2}}{2} + \frac{Q_{1} \cdot Q_{2}}{2} + Q_{1} R_{2} Q_{S} + Q_{F}$

3.1.2

Ż

$$R_{T} = 1 - Q_{T}$$

$$R_{T} = 1 - Q_{1}^{2} - Q_{1} \cdot Q_{2} - Q_{1} R_{2} Q_{5} - Q_{F}$$
Reliability Equation for Command Decoder

Bendix	ALSEP E Command Decoder	NO. RE ATM 949		E V. NO.	
Aerospace	Failure Modes, Effects and Criticality Analysis		0 01	27	
Systems Division		DATE 6-1-71		1	
3.1.3 Q ₂ =	$1 - R_2$				
R ₂ =	1 - Q ₂				
R ₂ =	100035				
R ₂ =	. 99965				
Q ₁ =	.03450				
Q ₂ =	. 00035				
Q _S =	.00271				
Q _F =	.00002				
Q _T =	$\frac{\left(\frac{Q_{1}}{2}\right)^{2}}{2} + \frac{Q_{1} \cdot Q_{2}}{2} + Q_{1} \cdot R_{2} \cdot Q_{S} + Q_{F}$.,	• • • • • • • • • • • • • • • • • • •		
Q _T =	$\frac{(.03450)^2}{2} + \frac{(:03450)(.00035)}{2} + (.03450)(.9996)$	65) (.00)	271)+	.00002	
Q _T =	.00060 + .00001 + .00009 + .00002			·	
Q _T =	.00072				
3.1.4 R_ =	1 - Q_				

.4 $R_T = 1 - Q_T$ $R_T = 1 - .00072$ $R_T = .99928$



lerospace

Systems Division

ALSEP-E Command Decoder Failure Modes, Effects and Criticality Analysis

АТМ			
PAGE .	11	OF _	27
DATE	6-1	-71	

4.0 FAILURE MODES, EFFECTS AND CRITICALITY ANALYSIS

The failure mode and effects analysis for the Command Decoder are documented in Table II. The failure probabilities reflect the identified line item. The criticality column lists in descending order the criticality as applied to the ALSEP system failure modes. This column will provide criticality rankings in accordance with BSR 3024, Section 5.2.2. The criteria for criticality rankings is listed in 4.1.

The format of Table II is designed to provide the reader with a narrative description of the varying types of failures that could occur, combined with the resultant performance characteristics. This information is useful to system support in performing fault isolation should any anomally occur.

There are two ALSEP-E single point failures within the Command Decoder itself. They are the two single lines between the Data Processor and Command Decoder. The CL0011ZN signal is a single point failure which will result in loss of all data except for LSPE, while the EXFZN signal will cause the system to go into the ASE Data Mode and remain there. The circuitry required to eliminate the two single point failures is extremely complex and reliability trade-off studies have shown that the increased complexity makes the circuitry less reliable.

The failure probability figures were derived using the data contained in ATM-954, the Command Decoder Parts Application Analysis. ATM 605A was used to derive the component α 's (open, short, drift, etc. apportionments). Some failure modes, such as drift of a resistor in a digital circuit, do not affect the operation. The failure modes which do not affect the operation are not included in the FMECA. For this reason, the sum of α 's for some circuit/function items do not always equal one. However, all Command Decoder piece-part failure modes which do not affect the operation of the Command Decoder or any other unit in ALSEP are included in the FMECA (Table II).

B	er	d	i)	1
			2.0	

ALSEP E Command Decoder Failure Modes, Effects and Criticality Analysis

ATM	949			
	12	OF.	27	
DATE	6-1-7	1		

4.1 The criticality code to be used in the criticality column of Table II is listed below according to the following criteria:

I Loss of system

II Loss of system control

III Loss of one experiment

IV Loss of housekeeping channel(s)

V Loss of redundant element

VI Degradation of a redundant element

5.0 Reliability Assessment

The purpose of performing a reliability prediction and failure modes analysis is to identify inherent design weaknesses. From the results of these analyses it has been concluded the reliability and design objectives have been fully satisfied.

		• *	•	,		•		SYSTEM ALSEP PREPARED DO THEM DO THEM Decoder DWG NO.	BY paioan	NO.477 949	PEV.
		FAILURE N	NODE, EF	FECT & CRI	TICA	LITY ANALYSIS		ASSY Decode Gates DWS NO 2	367626	PAGE 13	of 27 -1-71
P	ART/COMPONENT		AILURE MODE			EFFECT OI	FAILU		FAt		CRITIC-
	SYMBOL		AILURE MOUL	(α)		ASSEMBLY		END ITEM	Q x	105	ALITY
1.0	Input Buffer and Inverter: UIA, UIB	1.1 UIA,	UIB, Fail	Low . 70	1.1	U1A will act as an enable signal to 4-input nand gates, U3B, U4B, U5B, U6B, U7B, U8B, U9B, and U10B.		Failure of UIA will permit one (1) possible wrong command to be executed when commanded.	1.1	7.36	VI
					-	U1B will act as an inhibit signal to 4-input nand gates.		When U1B fails, fifty-three (53) commands will be inoperative and not capable of being executed.			
		1.2 U1A,	Ulb Fai	High . 30	1.2	U1A will act as an inhibit signal to 4-input nand gates		When UIA fails, fifty-three (53) commands will be inoperative and not capable of being executed.	1.2	3. 15	v
				·		U1B will act as an enable signal to 4-input nand gates.	1	Failure of UIB will permit one (1) possible wrong command to be executed when commanded.		_	
2.0	Input Buffer: UIC	2.1 UIC	Fai	Low . 70	2.1	Acts as an inhibit signal to 4-input nand gates, U3A, U4A, U5A, U6A, U7A, U8A, U9A, and U10A.	2.1	Fifty-one (51) commands will be inoperative and not capable of being executed.	2.1	3.68	1
		2.2 UIC	Fai	l High. 30	2.2	Acts as an enable signal to 4-input nand gates.	ſ	One (1) possible wrong command will be executed when commanded	2.2	1.58 7	VI
3.0	Input Buffer and Inverter: . UID, UIE	3.1 UID,	UIE Fai	1 Low . 70	3, 1	UID will act as an enable signal to 4-input nand gates. U7A, U7B, U8A, U8B, U9A, U9B, U10A, U10B.		Failure of UID will permit one (1 possible wrong command to be executed when commanded	3.1	7.36	'VI
	• • •		- -	•	•	U1E will act as an inhibit signal to 4-input nand gates.		When UlE fails, fifty-one (51) commands will be inoperative and not capable of being executed.			
		3.2 UID,	UlE Fai	1 High . 30	3.2	UID will act as an inhibit signal to 4-input nand gates.		When UID fails, fifty-one (51) commands will be inoperative and not be capable of being executed.	3.2	3.15	v .
				. ¹		UlE will act as an enable signal to 4-input nand gates.		Failure of U1E will permit one (1 possible wrong command to be executed when commanded.	1	-	

. . .

							SYSTEM ALSEP END ITEM	PREPARED B		NO. AT M 949 PAGE 14	of 27
<u></u>	FAILURE MC	DE, EFFI	ECT & CRI	TICA	LITY ANALYSIS		ASS'Y Decode Gates	DWG NO 236	7626		-1-71
PART/COMPONENT SYMBOL	FAIL	URE MODE	4.0.3		EFFECT O	F FAIL			PROBA	URE BILITY	CRITIC-
4.0 Input Buffer: UIF	4.1 UIF	Fail	(œ) Low . 70	4. 1.	ASSEMBLY Acts as an inhibit signal to 4-input nand gates, U3A, U3B, U4A, U4B, U5A, U5B, U6A and U6B.	4.1	END (TEM Fifty-one (51) commands inoperative and not capab being executed.		<u>Q x</u> 4. 1	<u>10</u> 3. r.8	v
	4.2 U1F	Fail	High . 30	4.2	Acts as an enable signal to 4-input nand gates.	4.2	One (1) possible wrong co will be executed when co	1	4.2	1.58	Ņ
5.0 Input Buffer And Inverter: U2A, U2B	5.1 U2A, U21	B Fail	Low .70	5.1	U2A will act as an enable signal to 4-input nand gates, U4A, U4B U6A, U6B, U8A, U8B, U10A, and U10B.	5.1	Failure of U2A will perm possible wrong command executed when commande	l to be	5.1	7.36	VI
					U2A will act as an inhibit signal to 4-input nand gates.		When U2B fails, fifty-for commands will be inoper not capable of being exec	ative and			
	5.2 U2A, U2	B Fail	High . 30	5.2	U2A will act as an inhibit signal to 4-input nand gates.	5.2	When U2A fails, fifty-for commands will be inoper not capable of being exec	rative and	5.2	3. 15	v
					U2B will act as an enable signal to 4-input nand gates.		Failures of U2B will per (1) possible wrong comm executed when command	hand to be			
6.0 Input Buffer: U2C	6.1 U2C	Fail	Low .70	6.1	Acts as an inhibit signal to 4-input nand gates, U3A, U3B, U5A, U%B, U7A, U7B, U9A and U9B.	6.1	Sixty (60) commands will inoperative and not capal executed.		6.1	3. 68	v
	6.2 U2C	Fail	High . 30	6.2	Acts as an enable signal to 4-input nand gates.	6.2	One (1) possible wrong c will be executed when co		6.2	1. 58	VI
7.0 Input Buffer and inverter U2D, U3E	7.1 U2D, U2	E Fail	Low . 70	7.1	U2D will act as an enable signal to 4-input nand gates, U3A, U3B, U4A, U4B, U7A, U7B, U8A, and U8B	7.1	Failure fo UZD will perm possible wrong command executed when command	d to be	7.1	7.36	VI
					U2D will act as an inhibit signal to 4 input nand gates.		When U2D fails, sixty-th commands will be inoper not capable of being exer	rative and		·	
		- ;									

,

	FAILURE MODE, EFFEC	T& CRI	TICA	LITY ANALYSIS		END ITEM Command Decoder ASS'Y Decode Gates 230	57626	DATE 6-	1-71
PART/COMPONENT	FAILURE MODE		ļ	EFFECT OI	FAI	ILURE	FAILU		CRITIC-
SYMBOL.		(α)	ļ	ASSEMBLY		END ITEM		न्द्र	
7.0 (Continued)	7.2 U2D, U2E Fail High	. 30	7.2	U2d will act as an inhibit signal to 4-input nand gates. U2E will act as an enable signal to 4-input nand gates.	7.2	 When U2D fails, sixty-three (63) commands will be inoperative and not capable of being executed. Failure of U2E will permit one (1) possible wrong command to be executed when commanded. 	7.2	3.15	v
8.0 Input Buffer: U2F	8.1 U2F Fail Low	. 70	8.1	Acts as an inhibit signal to 4-input nand gates, U5A, U5B, U6A, U6B, U9A, U9B, U10A, and U10B.	8.1	Fifty-one (51) commands will be inoperative and not capable of being executed.	8.1	3.68	v
	8.2 U2F Fail High	. 30	8.2	Acts as an enable signal to 4-input nand gates.	8.2	One (1) possible wrong command will be executed when commanded.	8.2	1. 58	VI
9.0 Input Buffer: UllA	9.1 UllA Fail Low	. 70 .7')	9.1	Acts as an inhibit signal to 4-input nand gates, U13A, U13B, U15A, and U15B.	9.1	Fifty-three (53) commands will be inoperative and not capable of being executed.	9.1	3. 68	v
	9.2 UllA Fail High	• 30 • 10	9.2	Acts as an enable signal to 4-input nand gates.	9.2	One (1) possible wrong command will be executed when commanded.	9.2	1. 58 7	VI
			.	· ·					•
								· ·	
				•					
				· · · ·		•			•
				•					

. .

-

.

•		• • • • • • • • • • • • • • • • • • •			•		SYSTEN ALSEP	M. Papai	oan	ATM 949	, REV
							END ITEM Command Decoder	DWG NO.		PAGE 16	
	FAILUR	RE MODE, EFFECT &	<u>k CRI</u>	TICAL	ITY ANALYSIS		ASS'Y Decode Gates	DWG NO. 236	7626	DATE 6-	1-71
PART/COMPONENT	1	FAILURE MODE	ľ	· .	EFFECT OF	F FAILUR			FAIL PROBA	URE BILITY	CRIT
SYMBOL			<u>(a)</u>	ļ	ASSEMBLY	 	END ITEM		Q ×	BILITY 105	~ <u></u>
10.0 Input Buffer: UllB	10.1	UllB fail low	.70	10.1	Acts as an inhibit signal to 4-input nand gates, U14A, U14B, U15A and U15B.	i	Fifty-four (54) command noperative and not capa being executed,		10.1	3, 68°	v
	10.2	UllB fail high	• 30	10.2	Acts as an enable signal to 4-input nand gates.	10.2 C	Dne (1) possible wrong o will be executed when co	command ommanded.	10.2	1.58	VI
11.0 Input Buffer: UllC	11.1	UllC fail low	.70	11.1	Acts as an inhibit signal to 4-input nand gates, U12B, U13B, U14B and U15B.	i i	Fifty-four (54) command noperative and not capa being executed.		11.1	3. 68	v
	11.2	U11C fail high	. 30	11.2	Acts as an enable signal to 4-input nand gates.		One (1) possible wrong (will be executed when co		11.2	1. 58 1:	VI
12.0 Input Buffer; Ul1D	12.1	U11D fail low	.70	12.1	Acts as an inhibit signal to 4-input nand gates, U12A, U12B, U13A, U13B, U14A, U14B, U15A, and U15B.	v v	One hundred-four (104) will be inoperative and p of being executed.		12.1	3. 68	v
	12,2	UllD fail high	. 30	12.2	Acts as an enable signal to 4-input nand gates.		Possible random commi executed.	and will be	12 . 2	1. 58	VI
FIRST TIER 13.0 U3A, U3B, U4A, U4B, U5A, U5B, U6A, U6B, U7A, U7B,	13.1	Fail low U3A, U3B, U4A, U4B, U5A, U5B, U6A, U6B, U7A, U7B, U8A, U8B, U9A, U9B, U10A, U10B	. 70	13.1	Acts as an inhibit signal to 2nd tier gate.	n	A possible eight (8) wro nands will be executed commanded.	ng com- when	13.1	176. 60	vI
U8A, U8B U9A, U9B, U10A, U10B	13.2	Fail high U3A, U3B, U4A, U4B, U5A, U5B, U6A, U6B, U7A, U7B, U8A, U8B, U9A, U9B, U10A, U10B	. 30	13.2	Acts as an enable signal to 2nd tier gate.	V V	A maximum of eight (8) will be inoperative and p of being-executed.	commands not capable	13.2	75. 69	V)

ана. Алана н			SYSTEM ALSEP PREPARED BY ALSEP M. Papaio END ITEM Command Decoder OWG NO.		
	FAILURE MODE, EFFECT & CRI	TICALITY ANALYSIS		PAGE 17 07626 04TE 6	<u>of</u> 5-1-7
PART/COMPONENT SYMBOL	FAILURE MODE (Q.)		FAILURE ·	FAILURE PROBABILITY Q × 10 ⁵	CRI ALI
14.0 U12A, U12B, U13A, U13B, U14A, U14B, U15A, U15B	14.1 Fail low .70 U12A, U12B, U13A, U13B, U14A, U14B, U15A, U15B		.1 A possible eight (8) wrong com- mands will be executed when commanded.	14.1 88.30	v
	14.2 Fail high 30 U12A, U12B, U13A, U13B, U14A, U14B, U15A, U15B	14.2 Acts as an enable signal to 2nd 14. tier gate.	.2 A maximum of fourteen (14) com- mands will be inoperative and not capable of being executed.	14.2 37.84	
SECOND TIER 15.0 U11E, U11F, U16A, U16B, U17A, U17B, U18A, U18B, U19A, U19B, U20A, U20B,	15.1 Fail low .70 U11E, U11F, U16A, U16B, U17A, U17B, U18A, U16B, U19A, U19B, U20A, U20B, U20C, U20D, U20E, U20F	15.1 Acts as an inhibit signal to 3rd 15. tier gate.	.1 A maximum of eight (8) commands will be inoperative and not capable of being executed.	15.1 58.87	v
U20C, U20D, U20E, U20F	15.2 Fail high .30 U11E, U11F, U16A, U16B, .3 U17A, U17B, U18A, U18B, U19A, U19B, U20A, U20B, U20C, U20D, U20E, U20F	15.2 Acts as an enable signal to 3rd 15. tier gate.	.2 A maximum of eight (8) wrong commands will be executed when commanded.	15.2 25.23 4	v
16.0 U16C, U16D, U16E, U16F, U17C, U17D, U17E, U17F, U18C, U18D,	16.1 Fail low	16.1 Acts as an inhibit signal to 3rd 16. tier gate.	 A maximum of eight (8) commands will be inoperative and not capable of being executed. 	16.1 58.87 	v
U18E, U18F, U19C, U19D, U19E, U19F	16.2 Fail high	16.2 Acts as an enable signal to 3rd 16. tier gate.	.2 A maximum of eight (8) wrong commands will be executed when commanded.	16.2 25.23	V

				•	· .	••••••				
•			, 				SYSTEM ALSE P M. Papain END ITEM Command Decoder		<u>m 949</u> GE 18	
		FAILURE	MODE, EFFECT & CR	TICALI			Command Decoder ASSY Decode Gate 2367	7626 DAT	0-1	1-71
	/CONFONENT MBOL		FAILURE MODE (OL)		EFFECT O	F FAILUR	END ITEM	FAILURE PROBABILI Q × 10 ⁵	TY	
17.0	104 Two- Input Nand Gates	17.1	Fail low .68	T	Permanent Command		Switch to redundant unit to regain functions.	17.1 56		v .
sheets	usively on 4,5 & 6 of	17.2	Fail high . 30	17.2	No commands will be executed.	17.2	Switch to redundant unit to regain functions.	17.2 24		v
Dwg.	2349326)	17.3	Fail low (short).01		Permanent Command	17.3	Cannot be removed by switching to redundant unit.	17.3	8. ZC	11
	•	17.4	U25A - Fail Low except .01 for pulldown transistor	17.4	Permanent Command	17.4	Same as 17.2	17.4	4.08	v
	· ,	.17.5	U25A - Pulldown transistor on chip U25A fails low	17.5	Permanent Command	17.5	Single point failure - loss of all data except for LSPE.	17.5	1.36	I
					· · ·	- -				
	•		•		•					
	·		•				•			•
			•		· · · · · · · ·					
	8		•							
	•									
							•			•
					•					

				\bigcirc
	AILURE MODE, EFFECT &	CRITICALITY ANALYSIS	SYSTEM ALSEP PREPARED E END ITEM Command Decoder ASS'Y Control Logic 236	D107.10 0
PART/COMPONENT		EFFECT OF		FAILURE CRITIC
SYMBOL	FAILURE MODE	ac) ASSEMBLY	END ITEM	PROBABILITY ALITY
1.0 Counter M/Pro- gram Counter Circuitry and	1.1 Low - U5, U9A, U9B, U4B . High - U8A	24 1.1 No Counter Output	1.1 Permanent Low Level Out	38.3 V
Input and Output Buffers: U5, U9A, U9B, U1A,	1.2 Low - U8A High - U4B	1.2 No Counter Output	1.2 Permanent High Level Out	8.99 V
U1B, U7A, U7B, U7C, U8A, U4B	1.3 Low - UIA, UIB High - UIA, UIB	133 1.3 No Clock Input	1.3 Permanent Low Level Out	15.73 V
•	1.4 High - U5, U9A	200 1.4 Erroneous Count	1.4 Output - Count of 3	23.65 V
	1.5 Low - U7A, U7C High - U7B, U9B	180 1.5 Erroneous.Count	1.5 Output - Count of 4	21.29 V
	1.6 Low - U7B High - U7A, U7C	087 1.6 Erroneous Count	1.6 Output - Count of 8	10.29 V
2.0 Counter M/Pro- gram Counter Circuitry and	2.1 Low - U10A, U11A High - U10A, U11A	2.1 No clock input to counter Gate U13A permanently high.	2.1 No Command Executed	15.77 v
Input and Output Buffers:. U12A, U14A, U14B, U10A, U11A, U16A, U13C, U11B, U13A,	2.2 U12A $\begin{array}{c} Q & \overline{Q} \\ 1 & 1 \\ 1 & 0 \\ 0 & 1 \\ 0 & 0 \end{array}$	240 2.2 Gate UI3A permanently high.	2.2 No Command Executed	31.54 🗸
U13B	1 1 1 0 0 1	 20 2.3 Counter keeps cycling to a count of 2. Gate U13A permanently high. 	2.3 No Command Executed	15.77 V
	$\begin{array}{ccc} 0 & 0 \\ 2.4 & U14B & \underline{Q} & \underline{Q} \\ 1 & 1 \\ 1 & 0 \end{array}$	060 2.4 Counter becomes inhibited after first count.	2.4 Random Commands Executed	7.88 V
	2.5 U14B <u>Q Q</u> 0 1 0 0	060 2.5 Flip-Flops U12A and U14A operate continuously. Gate U13A perma- nently high.	2.5 No Command Executed	7.88 V
•	•			

PAILURE MODE, EFFECT & CRITICALITY ANALYSIS Do THE MODE, OF FRAURE Command Decoder No Recommend Decoder No	•					•		·				
FAILURE MODE, EFFECT & CRITICALITY ANALYSIS Secantical Legits PAILURE MODE CRITICALITY ANALYSIS PAILURE		•							ALSEP END ITEM	M. Papai DWG NC.	oan ATM 49	
PART/COMPORENT SYMBOL PAILURE MODE (C) CRT (C) EFFECT OF PAILURE ASSEMBLY PAILURE END ITEM PAILURE (CRT (CRT) 2.6 Low - UIAA High - UIGC, UIA, UIBA .120 2.6 No Gated Parity Clock 2.6 No parity check is made and command with be accuted 15.77 VI 2.7 Low - UIAC, UIA, UIBA .28 Low - UIBA .028 2.7 No Command Executed 29.96 V 2.8 Low - UIBA .028 .29 High - UIAA .024 2.9 No Command Executed 3.66 VI 2.9 High - UIAA .024 .024 .29 Random commands are executed. 3.15 V 3.0 Address Recormition Enable Filtp-Tiop: UZ .1 Low - U2 .620 3.1 Counter enable F. F. will permanentity enable Counter Clock input to M Counter. 3.1 Counter M and N reset lines are inhibited. 24.44 V 2.0 Address Recormition Filtp-Filtp- antion Filtp-Filtp- UID .32 Counter enable F. F. permanentity 3.2 Counter M will not operate. 14.98 V 4.0 Address Recormition SignAL <th></th> <th></th> <th>FAILU</th> <th>RE MODE, EFFECT</th> <th>& CRIT</th> <th>FICA</th> <th>LITY ANALYSIS</th> <th></th> <th></th> <th>DWG NO. 23676</th> <th>36 DATE</th> <th></th>			FAILU	RE MODE, EFFECT	& CRIT	FICA	LITY ANALYSIS			DWG NO. 23676	36 DATE	
High - U16A Image: Command will be executed. Image: Command will be executed. Image: Command will be executed. 2.7 Low - U13C, U13A, U13B .228 Image: Command Will be executed. 29, 96 V 2.8 Low - U13C, U13B .028 Image: Command Executed in ASE Mode. 3.68 VI 2.9 High - U13A .024 Image: Command Executed in ASE Mode. 3.68 VI 3.0 Address Recog. 3.1 Low - U2 High - U1C .620 3.1 Counter anable F.F. will permanently mable Counter Clock input to M Counter. 3.1 Counter anable F.F. permanently to M Counter. 3.1 Counter anable F.F. permanently to M Counter. 3.2 Counter M will not operate. 14.98 V 4.0 Address Recog. 4.1 Low - U3A, U3C .500 4.1 A permanent low level ADDRESS 4.1 VIII Inbibit the resetting of M and N 15.77 V 4.0 Address Recog. 5.1 Low - U3B, U5A .500 5.1 Permanent low level ADDRESS 4.1 VIII Inbibit the resetting of M and N 15.77 V 4.0 Address Recog. 5.1 Low - U3B, U5A .500 5.1 Pe				FAILURE MODE	(a))F FA			FAILURE	CRITIC-
High - U13C, U11B, U13B.0282.8No Command Executed in ASE Mode.3.68VI2.9High - U13A.0242.9Random commands are executed.3.15V3.0Address Recognition Cate and Counter Enable PTIp-Frop: U2 U1C, U1D3.1Low - U2 High - U1C.6203.1Counter enable F, F, will permanently enable Counter Clock input to M Counter.3.1Counter M and N reset lines are inhibited.24.44V3.2High - U1C.6203.1Counter enable F, F, permasently inhibits Counter Clock input inhibits Counter.3.2Counter M will not operate.14.98V4.0Address Recognition Signal UGA4.1Low - U3B, U3C, 5004.1A permanent low level ADDRESS RECOGNITION SIGNAL.4.1Will inhibit the resetting of M and N15.77Vu3A, U3B, U3C, U6A.5004.2A permanent high level ADDRESS RECOGNITION SIGNAL.4.2Will permit erratic resetting of M and N15.77V5.0Uplink Shift Etable Flip- Flop U6B, U6C5.1Low - U6C.5005.1Permanent low level of U6C.5.1No Command Executed7.88V6.0Command Veril High - U4C, U15B.4676.1Permanent low level of U6C.5.4Random Commands are Executed7.88V6.2Low - U7D, U8C High - U4C, U15B.533.5336.2Permanent low level of WEZP eignal to Data Processor.6.1Partial Failure - System Will Oper- ate14.73VI0.2Low -	. •		2.6		. 120	2.6	No Gated Parity Clock	2.6			15.77	VI
2.9 High - U13A .024 2.9 Random commands are executed. 3.15 V 3.0 Address Recognition fasts and Counter Enable F, F, will permanently enable Counter Clock input inhibited. 3.1 Counter Enable File-Fibre U2 3.1 Counter Enable File-Fibre U2 3.2 Counter enable F, F, permanently inhibited. 3.1 Counter M and N reset lines are inhibited. 24.44 V 4.0 Address Recognition Fibre Fibre U2 3.2 Counter enable F, F, permanently inhibits Counter Clock input. 3.2 Counter M will not operate. 14.98 V 4.0 Address Recognition Fibre Fibre U3A, U3C .500 4.1 A permanent low level ADDRESS 4.1 Will inhibits the resetting of M and N 15.77 V u3A, U3B, U3C .2 Low - U3B, U6A .500 4.2 A permanent low level ADDRESS 4.2 Will permit erratic resetting of M and N 15.77 V u6A Uplink Shift 5.1 Low - U6C .500 5.1 Permanent low level of U6C. 5.1 No Command Executed 7.88 V u6A .2 Low - U6B .500 5.2 Permanent low level of U6C. 5.4 Random Commands are Executed			2.7		. 228			2.7	No Command Executed		29.96	v
3.0 Address Recognition Gate and Gounter Fight Philophics 3.1 Low - U2 .620 3.1 Gounter enable F, F, will permanently and P conter Clock input to M Counter. 3.1 Counter M and N reset lines are inhibited. 24.44 V 4.0 Address Recognation of Counter Clock input UG, UID 3.2 High - U2 .380 3.2 Counter enable F, F, permanently 3.2 Counter M will not operate. 14.98 V 4.0 Address Recognation of Counter Clock input 3.2 Counter M will not operate. 14.98 V 4.0 Address Recognation of Counter State of Clock input 3.2 Counter M will not operate. 14.98 V 4.0 Address Recognation of Clock input .1 Low - U3A, U3C .500 4.1 A permanent low level ADDRESS 4.1 Will inhibit the resetting of M and N 15.77 V uGA UGA .103. UGA .500 4.2 A permanent low level ADDRESS 4.2 Will permit erratic resetting of M and N 15.77 V uGA .106 .100 .106 .500 5.1 Permanent low level of U6C. 5.1 No Counters. 15.77 V			2.8	Low - UIIB	028			2.8	No Command Executed in	ASE Mode.	3.68	VI
nition Gate and Counter Enable Flip-Flop: U2 U1C, U1DHigh - U1Cnently enable Counter. Clock input to M Counter.inhibited.Counter inhibits4.0Address Recog- nition Flip-Flop ad Buffers: U3A, U3B, U3A4.1Low - U3A, U3C.5004.1A permanent low level ADDRESS RECOGNITION SIGNAL.4.1Will inhibits the resetting of M and N counters.15.77V5.0Uplink Shift Enable Flip-Flop U6C5.1Low - U6C.5005.1A permanent high level ADDRESS RECOGNITION SIGNAL.4.2Will permit erratic resetting of M and N counters.15.77V5.0Uplink Shift Enable Flip-Flop Flop: U6B, U6C5.1Low - U6C.5005.1Permanent high level of U6C.5.1No Command Executed7.88V6.0Command Veri- fication Enable Flip-Flop and Buffer: U1SB, U8C, U7D, U4C6.1Low - U7D, U8C.4676.1Permanent high level of U6C.5.2Random Commands are Executed7.88V6.2Low - U7D, U8C High - U4C, U1SB.533.533.533.533Complex of VWEZP signal to Data Processor.6.1Pertial Failure - System Will Oper- ate14.73VI			2.9	High - UI3A	.024	•		2.9	Random commands are ex	ecuted.	3.15	v
U1C, U1D3.2High - U2 Low - U1D.3803.2Counter enable F. F. permanently inhibits Counter Clock input.3.2Counter M will not operate.14.98V4.0Address Recog- nition Flip-Flop and Buffers: U3A, U3B, U3C4.1Low - U3A, U3C High - U3B, U6A.5004.1A permanent low level ADDRESS RECOGNITION SIGNAL.4.1Will inhibit the resetting of M and N counters.15.77V5.0Uplink Shift Enable Flip- Flop: U6B, U6C5.1Low - U3B, U6A High - U3A, U3C.5005.1Permanent low level ADDRESS RECOGNITION SIGNAL.4.2Will permit erratic resetting of M and N counters.15.77V5.0Uplink Shift Enable Flip- Flop: U6B, U6C5.1Low - U6C.5005.1Permanent low level of U6C.5.1No Command Executed7.88V6.0Command Veri- fication Enable Flip-Flop and Buffer: U1SB, U8C, U7D, U4C6.1Permanent low level of VWEZP signal to Data Processor.6.1Partial Failure - System Will Oper- ate14.73VI6.2Low - U7D, U8C High - U4C, U15B.533.5336.2Permanent high level of VWEZP signal to Data Processor.6.1Partial Failure - System Control Until Automatic Switchover Occurs.16.81V	3.0	nition Gate and Counter Enable	3.1		. 620	3.1	nently enable Counter Clock input	3.1		ies are	24.44	v
nition Flip-Flop and Buffers: USA, U3CHigh - U3B, U6A High - U3A, U3CRECOGNITION SIGNAL.counters.4.2Low - U3B, U6A 			3.2		. 380	3.2		3.2	Counter M will not operat	e.	14.98	v
U6A4.2Low - U3B, U6A High - U3A, U3C.5004.2A permanent high level ADDRESS RECOGNITION SIGNAL,4.2Will permit erratic resetting of M and N counters.15.77V5.0Uplink Shift Enable Flip- Flop: U6B, U6C5.1Low - U6C High - U6B.5005.1Permanent low level of U6C.5.1No Command Executed7.88V6.0Command Veri- fication Enable Flip-Flop and Buffer: U15B, U8C, U7D, U4C6.1Low - U4C, U15B High - U7D, U8C.5005.2Permanent low level of VWEZP signal to Data Processor.6.1Partial Failure - System Will Oper- ate14.73VI6.2Low - U7D, U8C High - U4C, U15B.533.533.533.5336.2Complete Loss of System Control Until Automatic Switchover Occurs.16.81V	4.0	nition Flip-Flop			⁻ .500	4. 1		4.1	Will inhibit the resetting counters.	of M and N	15.77	v
Enable Flip- Flop: U6B, U6CHigh - U6B.5005.2 Permanent high level of U6C.5.4 Random Commands are Executed7.88V6.0 Command Veri- fication Enable Flip-Flop and Buffer: U15B, U8C, U7D, U4C6.1 Low - U4C, U15B.4676.1 Permanent low level of VWEZP signal to Data Processor.6.1 Partial Failure - System Will Oper- ate14.73VI6.2 Low - U7D, U8C High - U4C, U15B.533.533.5336.2 Permanent high level of VWEZP signal to Data Processor.6.2 Complete Loss of System Control Until Automatic Switchover Occurs.16.81V			4. Z		. 500	4.2		4. Z		ting of M	15.77	v
5.2Low - U6B High - U6C.5005.2Permanent high level of U6C.5.2Random Commands are Executed7.88V6.0Command Verification Enable Flip-Flop and Buffer: U15B, U8C, U7D, U4C6.1Low - U4C, U15B.4676.1Permanent low level of VWEZP signal to Data Processor.6.1Partial Failure - System Will Oper- ate14.73VI6.2Low - U7D, U8C High - U4C, U15B.533.533.533.533.533.533.533	5.0	Enable Flip- Flop: U6B,	5.1		. 500	5.1	Permanent low level of U6C.	5, 1	No Command Executed		7.88	v
fication Enable High - U7D, U8C signal to Data Processor. ate Flip-Flop and 6.2 Permanent high level of VWE2P 6.2 Complete Loss of System Control 16.81 V Buffer: 0.2 Low - U7D, U8C 533 signal to Data Processor. 6.2 Complete Loss of System Control 16.81 V Buffer: U8C, U7D, U4C 6.2 Low - U7D, U8C 533 signal to Data Processor. 0.10 Log Might - U4C, U15B 0.10 Log Might		060	5.2	· · · · · · · · · · · · · · · · · · ·	. 500	5.2	Permanent high level of U6C.	5.2	Random Commands are E	xecuted	7.88	v
Buffer: U15B, U8C, U7D, U4C High - U4C, U15B Buffer: U15B, 0.2 Permanent high level of VWEZP signal to Data Processor. 6.2 Complete Loss of System Control Until Automatic Switchover Occurs.	6.0	fication Enable	6.1	-	. 467	6.1		6.1		Will Oper-	14.73	. VI
		Buffer: U15B,	6.2		. 533			6.2	Complete Loss of System Until Automatic Switchov	Control er Occurs.	16. 81	v
							:					1

.

:

FAILURE MODE (02 7.1 Failures of U6D, U17A, U17B, 1.0 and U16B. 8.1 Failure - U19	0 7.1	ASSEMBLY Permanent inhibit of Shift Pulse (clock input) to Shift Register. Parity Flip-Flop U24A will respond to erroneous signals.	8.1 Pa	END ITEM	FAILURE PROBABILITY Q × 10 ⁻³ 39. 42 31. 50	CRITIC- ALITY V
and U16B. 8.1 Failure - U1922 8.2 Failure - U20A, U20B, U22A, .77	2 8.1	(clock input) to Shift Register. Parity Flip-Flop U24A will respond to erroneous signals.	7.1 Sh 3.1 Pa	arity Check will not function.	31.50	
8.2 Failure - U20A, U20B, U22A, 77		to erroneous signals.	. :_			Vt
				andre of Address Recognition	110.41	v
9.1 Failure - U17C, U17D. 1.0	0 9.1	Parity Bit Flip-Flop U19 "reset" and "clear" erratic.			15.77	VI
0.2 Failure - UllC .11	8 10.2	Loss of clock input to Flip-Flop U24A.	10.2 P	arity Check-Erratic	23. 63 5. 27	VI VI V
			11.1 A	SE commanded - Faulty Reset ystem will go into ASE Data Mode	20.98 0.83	VI
2.1 Failure - U11D, U25A, U25B, 1.0 U25C, U25D, U26C, U4F	00 2.1	Normal Reset Operation	12.1 M	laster Resct, between data demand	52.56	· v
0	.1 Failure - U17C, U17D. 1.0 .1 Failure - U10C, U10D, U18C. .52 .2 Failure - U11C .11 .3 Failure - U24A .3 .1 Failure - U24A .3 .1 Failure - U26A, U26B. .72 .2 Failure - U27A .1 .1 Failure - U11D, U25A, U25B, 1.4	.1 Failure - U17C, U17D. 1.00 9.1 .1 Failure - U10C, U10D, U18C. .529 10.1 .2 Failure - U11C .118 10.2 .3 Failure - U24A .353 10.3 .1 Failure - U26A, U26B. .726 .2 Failure - U27A .726 .1 Failure - U11D, U25A, U25B, 1.00 2.1	1 Failure - U17C, U17D. 1.00 9.1 Parity Bit Flip-Flop U19 "reset" and "clear" erratic. .1 Failure - U10C, U10D, U18C. .529 10.1 Input to Flip-Flop U24A erratic. .2 Failure - U11C .118 10.2 Loss of clock input to Flip-Flop U24A. .3 Failure - U24A .353 10.3 Permanent inhibit of Gate U18D. .1 Failure - U26A, U26B. .726 .2 Failure - U27A .726 .1 Failure - U11D, U25A, U25B, 1.00 2.1 Normal Reset Operation	.1 Failure - U17C, U17D. 1.00 9.1 Parity Bit Flip-Flop U19 "reset" and "clear" erratic. 9.1 Parity Bit Flip-Flop U19 "reset" and "clear" erratic. .1 Failure - U10C, U10D, U18C. .529 10.1 Input to Flip-Flop U24A erratic. 10.1 Parity Bit Flip-Flop U24A erratic. 10.2 Parity Bit Flip-Flop U24A erratic. 10.2 Parity Bit Flip-Flop U24A. 10.2 Parity Bit Flip-Flop U24A. 10.2 Parity Bit Flip-Flop U24A. 10.3 N .3 Failure - U26A, U26B. .726 .726 11.1 A 11.2 S .1 Failure - U26A, U25B, 1.00 12.1 Normal Reset Operation 12.1 M	1 Failure - U17C, U17D. 1.00 9.1 Parity Bit Flip-Flop U19 "reset" and "clear" erratic. 9.1 Parity Check will not function properly. .1 Failure - U10C, U10D, U18C. .529 10.1 Input to Flip-Flop U24A erratic. 10.1 Parity Check - Erratic .2 Failure - U11C .118 10.2 Loss of clock input to Flip-Flop 10.2 Parity Check - Erratic .3 Failure - U24A .353 10.3 Permanent inhibit of Gate U18D. 10.3 No commands executed. .1 Failure - U26A, U26B. .726 11.1 ASE commanded - Faulty Reset .1 Failure - U11D, U25A, U25B, 1.00 12.1 Normal Reset Operation 12.1 Master Reset, between data demand	1 Failure - U17G, U17D. 1.00 9.1 Parity Bit Flip-Flop U19 "reset" and "clear" erratic. 9.1 Parity Check will not function properly. 15.77 .1 Failure - U10C, U10D, U18C. .529 10.1 Input to Flip-Flop U24A erratic. 10.1 Parity Check - Erratic 23.63 .2 Failure - U11C .118 10.2 Loss of clock input to Flip-Flop 10.2 Parity Check - Erratic 5.27 .3 Failure - U24A .353 10.3 Permanent inhibit of Gate U18D. 10.3 No commands executed. 15.77 .1 Failure - U26A, U26B. .726 11.1 ASE commanded - Faulty Reset 20.98 .1.2 Failure - U27A 11.2 System will go into ASE Data Mode and remain there. 0.83 .1 Failure - U11D, U25A, U25B, 1.00 12.1 Normal Reset Operation 12.1 Master Reset, between data demand 52.56

•

The second se

· · · · (· ·	· .			
			•	
1	FAILURE MODE, EFFECT & CRITI	ICALITY ANALYSIS	SYSTEM ALSEP PREPARED B ALSEP M. Papa DO ITEM Command Decoder OWG NO. ASS'Y Control Logic OWG NO. 230	DAGE 22 of 2
PART/COMPONENT	FAILURE MODE	EFFECT OF	F FAILURE	FAILURE CRITIC PROBABILITY ALITY Q x 10 ⁵
SYMBOL 13.0 Threshold Lost Gates: U27B, U27C, U4E	(Q)	ASSEMBLY	END ITEM 13.1 Threshold lost reset state does not operate.	Q × 10 ⁵ 21.02 V
14.0 Address Recog- nition Reset Gates: U27D, U11E, U11F	14.1 Failure - U27D, U11E, U11F, 1.00		14.1 Failure of ADDRESS RECOGNITION which resets M and N Counters.	18.40 V
15.0 Power Supply Decoupling Capacitor C1, C2, C3, C4, C5, C6, C7, C8			15.1 Loss of some Decoupling on ' power supply line.	0 VI
(6, 6, 6)	15.2 SHORT - C1, C2, C3, C4, C5, C6, C7, C8		15.2 Increased Decoupling on Power Supply Line.	7.01
Control Capacitors C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28			16.1 Potential Loss of one experiment.	24.53 111
C29, C30, C31, C32, C33, C34, C35, C36,		• .		
		•	•	
•				

			or wort forfat a g				END ITEM Command Decoder DWG N		DAGE 23	·
	T/COMPONENT	AILU	RE MODE, EFFECT & CI	RITICA	EFFECT O	F FA	Demodulator A 2		URE 6-1	
	SYMBOL		FAILURE MODE	.,	ASSEMBLY		END ITEM	PROBA Q ×	BILITY 10 ⁻⁵	ALITY
1.0	Input Buffer AR1, R1, R2,	1.1	Short C2, C8, Open C1, R1, .1 R2, or Output Failure of AR1.	88 1.1	Loss of Receiver Signal	1.1	Loss of Command Decoder A	22.0	3	v
	C1, C2, C8, VR1, VR2	1.2	Open VR1, VR2, C2, C8, or Drift R1, R2, AR12	03 1.2	Degraded Received Signal	1.2	Occasional Bit Loss	24.4	3	VI
2.0	Phase Sensitive Rectifier:	2.1	Either Gate Failing On or Off .9	0 2.1	False Inputs to the Loop (Filter)	2.1	Loss of Command Decoder A	28. 3	8	v
	NH0019	2.2	Either Gate Becomes Leaky . 1	0 2.2	Degraded Inputs to the Loop Filter	2. 2	Occasional Bit Loss	3.1	5 .	VI
3.0	Loop Filter: R4, R5, R6, R7, R9, R12, R13, R14, C3,	3.1	Open R4, R5, R6, R7, R9, .5 R12, R13, R14, Short C3, C9, C11, C10, C7, C12, or Output Failure of AR2, AR3.	15 3.1	Loss of Control to VCO	3, 1	Loss of Command Decoder A	48. 2	27	V .
	C7, C9, C10, C11, AR2, AR3	3.2	Open C3, C7, C9, C10, C11, .4 C12, or Drift R4, R5, R6, R7, R9, R12, R13, R14, AR2, AR3,	79 3.2	Degraded Control of VCO	3.2	Occasional Bit Loss	44. 9	90 1 2 2 2	VI
4.0	Voltage Con- trolled Oscilla- tor: R10, R11, R15, R17, R18.	4.1	Any Failure of Cl3, QlA,	380 4.1	Loss of Clock Pulses to Timing Circuitry	4.1	Loss of Command Decoder A	394. (59	Ÿ
	C13, C14, Q1A, Q1B, Q2, Q3	4.2	Open R18, or Drift of R10, .1 R11, R15, R17, Q3.	13 4.2	Degrated Pulses to Timing Circuitry	4.2	Occasional Bit Loss	50.	68 ·	ĪVI
5.0	Timing Cir- cuitry: U2A,	5:1	U4A = 1 .0	015 5.1	Possible Inability to Initialize Timing Circuitry.	5.1	Switch to Demodulator B and bac again to Initialize.	k 2.:	33	VI
	U2B, U2F, U3, U4A, U5, U6, U7A, U8A, U14B, R19	5.2	Any other Failure of U2A,	947 5.2	Loss of Timing to Bit Detector.	5 . 2	Loss of Command Decoder A.	147.	12	V
		5.3	Open R19 .(002 5.3	Lack of Noise Immunity to Count Down Register	5.3	Occasional Bit Loss	0.	31	VI .
	•									

5-<u>2</u>

-	FAILURE MODE, EFFECT & CRI		TY ANALYSIS		SYSTEM ALSEP REPARED END ITEM ALSEP R L. Command Decoder NO. ASS'Y OWS NO. Demodulator 236	Dallaire ATR 949 PAGE 24	
PART/COMPONENT	FAILURE MODE			F FAIL	LURE	FAILURE PROBABILITY	CRITIC
SYMBOL	(a)		ASSEMBLY	·}	END ITEM	Q × 10 ³	
5.0 4 Phase Clock Decoders: U4B, U4C, U4D, U2C			ss of Clock to 3 x 7 Counters Decoder (GCKAP).	6.1 1	Loss of Command Decoder A	13.13	v
U2D, U2E		6.2 Lo	ss of Parity Clock (PCKAB).	6.2 1	Loss of Command Decoder A	13.13	v
	6.3 Any Failure of U4D or U2E333		ss of Shift Register Clock CKAB).	6.3 1	Loss of Command Decoder A	13,13	v
7.0 Bit Detector: R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, C25, C26, VR3, VR4, U9, U10, AR4, AR5	R25, R26, R27, R28, R29, R30, VR3, VR4, Short C25, C26, VR3, VR4, or any failure of AR4, AR5, U8C, U8D.	7.1 Ina	ability to detect bit stream.	7.1 1	Loss of Command Decoder A	224. 89	v .
USC, USD	7.2 Open C25, C26, all resistors, .136 or AR4, AR5.	7.2 Oc	casional Bit Loss	7.2	Occasional Bit Loss	48. 70 //////////	VI
8.0 Threshold Register: U7B U8B, U8E, U12 U13, U14A.	8.1 U17A = 0, U7B Failure During .510 Period Uplink is Established, or U12A, U12B, U13A, U13B failing as shown:	8.1 Lo	ss of Threshold Protection		Significant increase in false execu- tions with uplink not established.	53. 61 T	v
•	$\begin{array}{c} \underline{Q} \overline{\underline{Q}} \\ 1 0 \\ 1 1 \end{array}$						
	 8.2 U7B failure during period .475 uplink is not established, U8B, U14A = 1, U8E = 0, or U12A, U12B, U13A, U13B fails as 		ta F.F. continually reset and I DAN = 1.	8.2	Unable to execute commands.	49. 93	VI
	shown. $\frac{Q \overline{Q}}{0 0}$				•	·	
	0 1				•		ľ ·
	8.3 U8E = 1015		ta F.F. not reset with uplink established.		Slightly higher chance of false execution with uplink unestablished.	1.58	VI

	×.	•						
	×.	•	•	·	•			
•			- -	••••				
•					SYSTEM ALSEP	R. Dallair	e 470.949	REV.
	· · ·		· · · · ·			DWG NO.	PAGE 25	of 27
FAILUR	E MODE, EFFECT &	CRITICA	LITY ANALYSIS		ASS'Y Demodulator	DWG NO. 2367640	5 DATE 6-1	-71
PART/COMPONENT SYMBOL	FAILURE MODE	α)	EFFECT O	F FAILURE	END ITEM		FAILURE PROBABILITY Q × 105	CRITIC-
9.0 Data Flip-Flop 9.1 A Ull	ny Failure of Ull. 1	. 00 9. 1	All 1's or all 0's will be shifted into the decoder shift register.	9.1 Unable	e to execute command	5.	31.54	v
R32, R33, R34, A	open R4, Short C31, Drift R6, U8F = 0.	. 115 10. 1	Reset stays continually low.	10.1 Unable	e to execute command	ls.	15.78	v
	Open C31, R32, R33, Short R5, Drift AR6, U8F = 1.	.288	No reset occurs during power on period.	upon j deteri	commands will be exp power turn-on the num mined by the chance in of the decoder circuit	nber nitial	39. 51	v
10.3 C	Open VR5.	.064 10.3	Output of AR6 not limited to 5.1V, thus damaging U8F unpredicably: U8F = 1 or 0 (50 - 50 chance).		r 10.1 or 10.2 (sée 10 of failure assembly).		8.78	v
10.4 C	Open R35, or Drift of AR6.	083 10.4	Occasional Reset	10.4 Occas	tional Loss of a Comm	nand.	11.39	VI
TM: R36, R37,	Dpen R37 or Short RT1.	. 004 11. 1	High voltage on Telemetry Line.		dulator Board Tempe rs too high.	rature	3. 04	VI
RT1 11.2 C	Open R36, RT1.	.096 11.2	Low Voltage on Telemetry Line.	· •	dulator Board Tempe ars too low.	rature	7.30	Ϋ́Ι
12.0 Test Point Iso- lator: C6, R8	Short C6.	. 205 12. 1	Loss of AC isolation on TP	1	ible damage to demodu ental probing on the g		. 79 '	. VI
12.2 (Open C6, R8.	.077 12.2	Loss of signal on TP		iver's output appears ioning .	to be non-	2.96	vı
13.0 Power Supply 13.1	Open C15, C16, C17, C18, C19, 0	C20. 0		Line			0	VI
	Open C21, C22, C23, C24, C27, C28, C29, C30	ο.			of some decoupling o ly line	on power	0	. VI
C29, C30 13.3	Short C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C27, C29, C30				eased decoupling on Poly line	ower	8.61	
	•							ł

• •	•	· · · · · · · · · · · · · · · · · · ·		v 1 1		SYSTEM - ALSEP ENO ITEM Command Decoder	PREPARED 5	17m 940	REV.
F	AILURE	MODE, EFFECT & C				ASS'Y Command Sequencer	DWG NO. 23	DATE	6-1-71
PART/COMPONENT		FAILURE MODE (@)	μ	EFFECT OF	FAILURE			FAILURE PROBABILITY	CRITIC-
SYMBOL.	<u> </u>		<u>α) </u>	ASSEMBLY	<u> </u>	END ITEM	· ·	PROBABILITY	
1.0 U1B, U1D, U2A, U6B, U6C, U6D,	1.1	LOW - UZA HIGH - UZA	273	1.1 Loss of Clock Pulse to Counters.	1.1 Canno	ot ripple off Experim	ents.	15.78	VI .
U8A	1.2	LOW - U1B, U6C	233	1.2 Clock-disabled	1.2 Canno	ot ripple off experim	ents.	13.47	VI
	1.3	HIGH - U8A	045	1.3 Resets all counters to original state.	1.3 Cann	ot ripple off experim	ent s.	2.60	VI
	1.4	HIGH - U6B	045	1.4 Resets last five counters to zero.	1.4 Cann	ot ripple off experim	ents.	2, 60	VI
	1.5	LOW - UID .	064	1.5 Resets first three counters to one and clock disabled.	1.5 Cann	ot ripple off experim	ent.	3.70	VI.
-	1.6	LOW - U6B .	094	1.6 Loss of reset ability, clock.	1.6 Loss	of reset ability, close	:k.	5,44	VI
2.0 UIC, UID, U6C, U6D, U8A	2. 1	LOW - U6D · . HIGH - U6C	238	2.1 Clock continues to count.	.2.1 All e	xperiments ripple of	fonce.	8.13	VI
-	2.2	LOW - UIC HIGH - UIC, UID	200	2.2 Clock enabled	2.2 All e	xperiments ripple of	lonce.	6. 83	VI
•••••	2, 3	LOW - U8A	162	2.3 Counters cannot be reset.	2.3 All e	xperiments ripple of	lonce.	5. 53	VI
3.0 U2B	3, 1	LOW - UZB 1.	00	3.1 Resets last five counters to zero and enables clock.	3.1 Coun	Count sequence repeats.		15.77	VI
.0 UIA, U5E 4.1 HIGH - UIA .188		188	4.1 Cannot clear 4th binary counter.	4.1 Ripple off count retained.		1.58	VI		
	4.2	HIGH - USE	.113	4.2 Cannot clear last 5 counters, to sero.	4.2 Rippl	le off count retained.		0.95	VI
	4.3	LÓW - UIA .	437	4.3 Clears 4th binary bit.	4.3 Inter	upts one count cycle	only.	3.68	VI
· · · · · · · · · · · · · · · · · · ·	4,4	LOW - USE	262	4.4 Clears last 5 counters once.	4.4 Coun	ters cannot be cleare	ed again.	2.20	. VI
5.0 U12A, U17A, U20A, U17B, U12B, U23A, U20B, U13A, U18A, U13B, U19B, U13C, U18C, U12D, U14A, U14B, U14C, U22A, U14D,	5, 1	HIGH - U12A, U17A, U20A, U17B, U12B, U23A, U20B, U14A, U14B, U14C, U22A, U14E, U14F, U14D		5. i Cannot shut off experiment output.	5.1 Expe no ef	riment is commande fect.	d but has	82.76	VI

•

• •

	•			-	• •		٠			
	C. C		стана (1997) на селото село Селото селото							
				· ·	•		ĩ			
	•		• •	FN	A LSEP PREPARED BY	47/1949	ÆV,			
F	1	FAILURE	MODE, EFFECT & CRI		SSY SWS NO.	Y DWS NO. DATE				
	PART/COMPONENT SYMBOL		FAILURE MODE (OL)	EFFECT OF FAILURE	END ITEM	FAILURE	CRITIC- ALITY			
ſ			LOW- U13A, U18A, U13B, U18B, U13C, U18C, U13D			<u><u><u>u</u> × 10-</u></u>				
		5.2	.591 HIGH- U13A, U18A, U13B, U18B, U13C, U18C, U13D	5.2 Experiment output shut off. 5.2 Switch	es experiment to standby mently.	119.59	<u>пі 1</u> .			
			LOW- U12A, U17A, U20A, U17B, U12B, U23A, U20B, U14A, U14B, U14C, U22A, U14D, U14E, U14F							
	6.0 UIF, UIE	6.1	LOW- UIE, UIF 1.00 HIGH- UIE, UIF		iment is commanded but effect.	10, 51	7.7			
	7.0 Power Supply Decoupling Capaci- tors	7.1	OPEN C1, C2, C3, 0 C4, C6, C7, C8, C9	7.1 Loss o power	of some decoupling on supply line	0	VI			
	C1. C2, C3, C4, C6, C7, C8, C9	7.2	(9) SHORT - C1, C2, .90 C3, C4, C6, C7, C8, C9	7.2 Increa	sed decoupling on supply line	7.01	• •			
			•							
							-			
			•							

•