

INVESTIGATION OF ALSEP ADDRESS CODES

PAGE DATE 2 December '69

MECENVED DED SUMMA

SUMMARY

A computer simulation was generated to determine if one or more seven (7) bit code groups, other than those codes presently in use on ALSEP, are available for addressing additional ALSEP systems.

Two address code groups were found to be compatible with the eight existing ALSEP addresses during error free operation. Recommended addresses for 5A is (0110010) and for 5 B is (1100100).

The effect of a single bit error in transmission was also investigated using computer simulation techniques; first, for all code groups currently in use, then for the currently used codes plus the recommended codes.

The results indicate that another ALSEP can respond and execute a false command under certain single bit error conditions. The probability of this happening, however, is very low-best calculations indicate this probability to be approximately 10^{-10} to 10^{-11} .

Prepared by: Mitchell Good

Mitchell Goodkin

E. E. Department

Approved by:

R. J. Fatka, Supervisor Electronic Design Group

E. E. Department

Approved by:

Warren Tosh, Supervisor ALSEP Systems Engineering



	,
NVESTIGATION OF ALSEP ADDRESS CODES	PAGEOF.
WESTIGHTION OF HEISEL ADDRESS CODES	

ATM	[- 843	
PAGE	1	OF
DATE	2 Dec.	1969

I REV. NO.

I NO.

REFERENCES

- 1. Command Decoder Specification AL 310800 C Amendment 1 - 5/14/68
- 2. ALSEP Address Codes ATM-696 - 9/20/67
- 3. Interface Control Specification for MSFN/ALSEP IC 314115 6/17/66

Specification Change Notice No. 1 - 5/12/67

PROBLEM STATEMENT

The object of this investigation was to determine if one or more seven (7) bit code groups, other than the codes presently in use on ALSEP, are available for addressing additional ALSEP systems. A computer simulation program was to be used. The constraints applied in selecting the presently-used codes were to be considered and the extent of compromise incurred by partially relieving those constraints was to be assessed.

The codes presently in use on ALSEP will hereafter be referred to as the Existing ALSEP Addresses (or as the Existing Addresses).

RECOMMENDED ADDRESSES

Two (2) 7-bit binary numbers, (0110010) and (1100100), have been found that satisfy the constraints applied in selecting the presently used address codes.

These two numbers were found, by computer simulation of the command decoder, to be compatible with the eight Existing ALSEP Addresses. That is, if no bit-errors occur in the command word transmission (also referred to as the command message transmission), no erroneous command executions will take place.

Also, with the addition of a fifth ALSEP, using these numbers as the 5A and 5B addresses, the probability of an erroneous command execution by one of the ALSEPS will be approximately the same as when only four ALSEPS are in use.

All of the simulations and probability calculations were made with the assumption that all four (or more) of the ALSEP's were in operation.



TT	77/	7 F C	TT	$C \Delta$	TT	OM	OE	ΔΤ	LSEP	ΔΠ	DD	FSS	CI	γ T	7 1
111	١ ٧.	LO	111	α	. 11	$\mathbf{O}^{\mathbf{I}\mathbf{N}}$	Or.	Δ	JOLE	$\Delta \mathbf{L}$	תעי	LEOU	\sim	J	JL

	NO.	REV. NO.
	ATM-843	
S	PAGE2	OF
	DATE 2 Dec	. 1969

BACKGROUND

When it is desired to have an ALSEP execute one of the allowed one-hundred (100) commands, a sixty-one (61)-bit serial command word (message) is transmitted to ALL of the ALSEP's. The command word format is shown in Figure 1. A twenty-bit preamble containing all ones (1's) is followed by a seven-bit address; then the seven-bit one's (digit) complement of the command code, the seven-bit command code, and twenty timing bits (all ones). Reference 1.

At some point in the Preamble during the serial input of the message each of the ALSEP's will "lock on" to the incoming signal. From that time (not necessarily exactly the same for all of the ALSEP's) each of the ALSEP's will start looking for seven (7) bits in succession that match one of its two addresses. It is likely that more than one of the ALSEP's will recognize its address. For instance, the command complement code may be the same as the address code for an ALSEP other than the one addressed. In that case the addressed ALSEP will recognize its address code at ADDRESS Bits 1 through 7 and the other will recognize its address seven bits later in the command word transmission.

To reduce the probability of erroneous command execution, not only must an address be recognized, the next fourteen bits must, also pass, a bit-by-bit parity check. In the command word, the seven bits preceding the command contain the bit-by-bit complement of the command. If Command Bit 1 is a "1" then Command Complement Bit 1 will be "0", etc. If there are no bit-errors in the transmission of the command word, a parity check starting at command complement Bit 1 will always pass, resulting in the execution of the command represented by the code in Command Bits 1 through 7. Note, though, that a parity check is not made by an ALSEP until after its address is recognized.

If some bit(s) transmitted to the ALSEP's is (are) in error, it is possible that one or more of the ALSEP's will recognize its address at some incorrect time and then make a parity check on the next fourteen bits that will pass. For example, suppose ALSEP-2 (B) were addressed with the Command Code (0 111 110)2 and an error occurred in PREAMBLE Bit 18, then ALSEP-1 (A) will recognize its address starting at PREAMBLE Bit 17 and ending at ADDRESS Bit 3. The next 14 bits will pass a bit-by-bit parity check and the command corresponding to the command code (0 001 011)2 will be erroneously executed (See Figure 3).



INVESTIGATION	OF	ALSEP	ADDRESS	CODES

NO.	REV. NO.	REV. NO.									
АТМ	=843										
PAGE .	3 of	_									
DATE	2 Dec. 1969										

ADDRESS CODE SELECTION - PROCEDURE

The procedure followed to obtain the recommended address codes is illustrated in Figure 2. First, all of the 128 7-bit binary numbers were listed. Eighty-one of the numbers were eliminated for the reasons enumerated in Table 2. The remaining 47 numbers, called Candidate Addresses, are listed in Table 3. The blank spaces in Table 3 were occupied by numbers that should have been eliminated in the first pass.

The Hamming Distance between each of the 47 Candidate Addresses and each of the Existing ALSEP Addresses was checked. The Existing ALSEP Addresses are listed in Table 1, and the results of the Hamming Distance checks are shown in Table 4.

The Candidate Addresses that were at least a Hamming Distance of three (3) away from ALL of the Existing Addresses were included in the group of Possible Addresses, listed in Table 5. Next, the Hamming Distance between all pairs of the Possible Addresses was determined. The results of that last Hamming Distance check, listed in Table 5, were used to determine what combinations of the seven Possible Addresses might be used as ALSEP addresses. Note, for example, that if Possible Address #5 were used, then only one pair of addresses satisfying the Hamming Distance three (3) constraint would be available.

Next, a computer simulation of the command decoder which assumed error-free transmission was used to check the compatibility of each of the seven Possible Addresses with all of the eight Existing Addresses. It was found with the first run of this computer simulation that Possible Addresses #4 and #6 were not compatible with the Existing Addresses. If either of those two numbers were used as an ALSEP address, with no bit-errors in transmitting the command word, erroneous command executions could occur. Further use of the ERROR-FREE-TRANSMISSION COMPUTER SIMULATION showed that, if no bit-errors occurred in the transmission of the command word, all of the remaining five Possible Addresses (#1, 2, 3, 5, 7) could be used, at the same time, with the eight Existing ALSEP Addresses with no erroneous command executions occurring. Those remaining five Possible Addresses were relabled and listed in Figure 2 under the title "Compatible Addresses".



INV	ESTIGA	TION	OF	ALSEP	ADDRESS	CODES
-----	--------	------	----	-------	---------	-------

NO.		REV. NO.									
ATM	-843										
PAGE .	4	OF									
DATE	2 Dec.	. 1969									

Since Possible Address #5 (Compatible Address #4) was not at least a Hamming Distance of three away from at least two of the other Compatible Addresses, it was not tested further. Also, Compatible Address #1 was not tested further since it was finally ("better late than never") noticed that that number was only a Hamming Distance of one (1) away from the alternate one-zero pattern that is periodically transmitted. Note that with a relaxation of the Hamming Distance constraint that Compatible Address #4 would be a prime candidate for use as an ALSEP address.

The eight Existing ALSEP Addresses and Compatible Addresses #2, 3, and 5 were tested with the ERROR-IN-TRANSMISSION COMPUTER SIMULATION. That simulation was essentially the same as the ERROR-FREE TRANSMISSION COMPUTER SIMULATION except that the effects of a single bit-error in each of the command word bits were determined. With a single-bit-error in transmission, the two Recommend Address, listed at the bottom of Figure 2, behaved as well as the Existing Addresses and did not degrade the overall behavior of the group.

ERROR-IN-TRANSMISSION SIMULATION RESULTS

The results of the ERROR-IN-TRANSMISSION SIMULATION are listed in Table 6 and 7. Note that at the top of Table 6-Sheet 1 there is a circled number above each column. Table 6 might be read in the following way: if it is intended that ALSEP 1 execute Command 2 and a transmission error occurs in bit 3 of the command message, then ALSEP 4 will execute command 5. The ALSEP 4 address will be recognized starting at bit 6 of the serially input command message.

An erroneous Command acceptance (resulting in an erroneous execution) is illustrated in Figure 3. Note that the error, in PREAMBLE Bit 18, is shown in a thick-sided rectangle. Since $X_i = 0$ or 1 for all i, there are eight (8) 7-bit binary codes that could pass the parity check:

Intended Command	Erroneously Executed
	Command
0 001 110	0 001 000
0 011 110	0 001 001
0 101 110	0 001 010
0 111 110	0 001 011
•	
۰	۰
·	•
1 111 110	0 001 111



NO.	ĺ	REV. NO.									
ATM	-843										
PAGE	5	OF									
DATE	2 Dec	. 1969									

Of the eight intended commands, octal command codes (016), (116), and (176) are not allowed. Also, of the eight "erroneously executed commands", octal command codes (101) and (016) are not allowed; therefore, only four out of the eight code combinations of X1 X2 X3 can result in an erroneous command execution.

To obtain a quick upper bound on the probability of an erroneous command execution by each of the ALSEP's, calculations were made which assumed that all 4 (or 5) of the ALSEP's were in operation, that any address was equally probable, and that any command was equally probable. Also, the "not allowed" commands were not eliminated. With or without an ALSEP 5 (using the two Recommended Addresses), the probability of an erroneous command execution by any given ALSEP is less than or equal to approximately 10^{-10} . Roughly, the probability may vary between 3×10^{-10} and 10^{-11} . A sample calculation has been included, following Table 7.

ADDITIONAL ADDRESS POSSIBILITIES

If Possible Address #7 (Table 5 - Also listed as Compatible Address #5, Figure 2) were used as an additional ALSEP address, the added ALSEP command decoder would have two (2) to three (3) times the probability of erroneously accepting a command as would anyone of the other ten decoders (1A, 1B, . . . , 5A, 5B) without the addition of Possible Address #7.

If the one-zero pattern that is periodically transmitted is less than seventeen (17) bits long, Possible Address #1 (Table 5 - Compatible Address #1, Figure 2) may also be an acceptable address.

Since the probability of erroneous command acceptance with a one-bit (1-bit) error in the command word (message) transmission is much greater than the probability of a two-bit (2-bit) error in the command word transmission, the address selection constraints might be relaxed to a Hamming Distance two (2) separation. If the Hamming Distance constraint is relaxed to a separation of two (2), Table 4 may be used to pick numbers from Table 3 for further testing with the Existing ALSEP Addresses.

If the Hamming Distance constraint were relaxed to two (2), Compatible Address #4 might be a prime candidate for use as an ALSEP address. The reason for this is explained under the heading "ADDRESS CODE SELECTION-PROCEDURE".



															-																	
ГΝ	TT.	7 🗁	ď	וידי	\sim	Λ	TT	\sim	NΤ	•	״.		٨	т	c	Τ.	TТ	•	٨	T	١T	٦1	\mathbf{r}	17	C	C	•	~,	\smallfrown	┰	T	٠c
	v				\ т	~				•	,	г.	~		44.7			_	~	4	, 1		п.	г.	. 7						r	

NO.	1	REV. NO.
ATM	-843	
PAGE .	6	0F
DATE	2 Dec	. 1969

COMMAND DECODER SIMULATIONS - GENERAL DESCRIPTIONS

The ERROR-FREE-TRANSMISSION Simulation Program assumed that no transmission errors occurred. The program simulated the serial input of the command word into each of the ALSEP Command Decoders, the check by each of the Command Decoders for address recognition, and the bit-by-bit parity check of the next fourteen bits if an address was recognized. If the parity check passed, the program would print out sufficient data to reconstruct the situation that would cause the erroneous command execution.

Each of the Command Decoder addresses (i.e., A and B) was treated as an independent ALSEP. The affect of that simplification was to allow the A (B) or B (A) half of a Command Decoder to respond after the other half had already recognized its address.

The command word included, in succession, each of the addresses under test (including the Existing eight) in combination with each of the 128 possible 7-bit codes that could be inserted into the seven (7) Command bits. For each address-command combination, a comparison against each of the addresses under test, including the eight Existing ALSEP Addresses, was made starting at each bit position of the "incoming" command word.

The ERROR-IN-TRANSMISSION Simulation Program was essentially the same as the other simulation except that a single bit-error was included, in succession, in each position of the command word. That is, the ERROR-FREE-TRANSMISSION Simulation Program was run with the content of the error position in the command word containing the complement of the correct bit value. The error position was varied from Preamble Bit 14 through Timing Bit 20. A quick visual inspection of the command word format would show that an erroneous command execution could not be caused by a single bit-error in any of the first thirteen Preamble bits.

ERROR-FREE-TRANSMISSION SIMULATION PROGRAM

Appendix A contains an illustration, entitled COMPUTER STORAGE, of the major ERROR-FREE-TRANSMISSION Program variables.

The Address List contains all of the addresses to be tested in a given computer run. The number of address, R, is a variable read into the computer prior to reading the list of addresses.



TATE	TECTIC	A TITON	OE	ATCED	ADDRESS	CODEC
TIN N	/ EO 11(1.	ATION	OF	ALSEP	ADDRESS	CODES

NO.	REV. NO.
ATM-843	
PAGE	OF
DATE 2 Dec	. 1969

The Command Storage is a "seven-bit" binary counter. Each "bit" is stored in a separate computer storage location. A counter simulation routine in the program increments the command from (0, 0, 0, 0, 0, 0, 0) binary to (1, 1, 1, 1, 1, 1) binary by steps of one (1), and resets the counter. The counter goes through a complete cycle for every address inserted in the command word. (Actually, the addresses are varied in the inner program loop and the counter is stepped in the outer loop.)

The Command Complement contains the one's complement of the command. The command complement is loaded after each change in the command.

The <u>Command Word: (Abbreviated)</u> is a 48-bit binary vector. Note that the first thirteen Preamble bits have not been included in the simulation and that the command word bits have been renumbered with W(I) equal to command word bit (I + 13).

Whenever a parity check is passed, a <u>printout</u> occurs which includes the command code that passed the parity check ("command recognized"), the intended command (in decimal form, labeled "Command in Command Storage" or "CICW") and the numbers "I", "J", and "K". The number "I" indicates the starting position in the <u>abbreviated</u> command word of the recognized address. The numbers "J" and "K" refer to the address list which appears at the beginning of the output for each run. The number "J" is the number of the recognized address, and "K" is the number of the intended address.

Also in Appendix A are the flow chart and program listing for the ERROR-FREE-TRANSMISSION Simulation Program. The program was written in the GE 400 Series Basic Language.

ERROR-IN-TRANSMISSION SIMULATION PROGRAM

The major variables of the ERROR-IN-TRANSMISSION Program are the same as for the ERROR-FREE Program except that it was found that the Command Complement Storage could be eliminated (complement of command obtained while loading abbreviated command word). Also, a new variable, "ERPOS" (Error Position), was added to mark the position of error insertion.

In the ERROR-IN-TRANSMISSION Program, only those conditions affected by the error were tested. Those conditions are outlined in Appendix B "Program Execution Parameters". Also in Appendix B are a list of computer storage (of the variables), a flow diagram showing the modifications made of the ERROR-FREE Program, and a program listing. The program was written in the IBM System/360 Fortran IV language.

COMMAND WORD FORMAT AND TRANSMISSION

TRANSMISSION ORDER:	1		, ,	•	20	21	,,,	27	28	3	,	34	35	• • •	41	42	, ,	•	61	62	, , , ,	•
BIT CONTENT:	F	REAM	B ~ (Ē		AO	DRE55		C.	MA	IRND LEME	NT	c	MMAI	סנ	7	MING			TR	AILIN	4
BIT NUMBER!	1	•	•	,	20	1		7	1		,	7	1	•••	7	1	• •	•	20	1		•
				1	 		200															

SYNCHRONIZATION COMPLETED SOMETIME
BETWEEN PREAMBLE BITS 12 THROUGH 18.

ADDRESS CODE SELECTION - FLOW CHART

128 7-BIT BINARY NUMBERS

IMMEDIATE "ADDRESS" ELIMINATION -

47 CANDIDATE ADDRESSESS (TABLE 3)

HAMMING DISTANCE CHECK AGAINST EXISTING
EIGHT ALSEP ADDRESSES
(TABLE 4)

7 POSSIBLE ADDRESSES (TABLE 5)

ERROR- FREE-TRANSMISSION
COMPUTER SIMULATION

- 5 COMPATIBLE ADDRESSES
 - 1) 0100010

4) 1100010

2) 0110010

5) 1000011

3) 1100100

ERROR-IN-TRANSMISSION

COMPUTER (R MANUAL) SIMULATION

- 2 RECOMMENDED ADDRESSES
 - D 0110010 ALSEP 5A
 - 2) 1100100 ALSEP 5B

FIG. 2

EXAMPLE 1 - CLARIFICATION OF TABLE 6

SAMPLE CASE: FIRST ENTRY (ROW 1)

BIT CONTENT	P	RE	RF	13	L	<u> </u>						DE 55					Co	M,	HA.	ND	CF	1PL	τ	1	NT	EN	DA	ÉP	,			T	14	110	16	 				· · · · · · · · · · · · · · · · · · ·	
BIT NUMBER	14	15	16	5 1	7	18	19	10	1	2	3	4	5	6	7	,	1	2	3	4	5	6	7	1	2	3	4	7 3	5 6	. 5	,	1	2	3	4	5 6	5	7	8	• • •	
ERROR-FREE WORD	1	1	1	1	1	1	1	1	0	0	C	, 1	1	1	4	7	24	$\bar{\chi}_{2}$	灭	0	0	0	1	z	χ,	γ	3	/		1	2	1	1	1	1	I	1	1	1		
WORD WITH ERROR	T	1		1	7	Q	1	Ī	0	0	C	1			(2	习	戈	Ž,	0	0	0	1	X	2	z	3	1	1	(7	1	I	1	Ti	1	1	1	1		
ADDRESS RECOGNITION						0	I	1	O	0	1				T					0	0	0	1	2	χ,	X	3								T	Ì					
VERIFICATION					B	DD	ΑE	55	RE	(0	6,												TE		BY	IA															

EXAMPLE OF COMMAND INTERPRETATION; X:= 0,1 FOR ALL it

FOR 1,=0 12=1 23=1

IF IT IS INTENDED THAT ALSEP 2B EXECUTE COMMAND

0 111 110

THEN ALSEP IA WILL EXECUTE

0001 011

NOTE THAT, IN THIS EXAMPLE,
THE INTENDED COMMAND
EXECUTION WILL ALSO TAKE
PLACE.

ERRUR POSITION : PREAMBLE BIT 18

ALSEP 28 ADDRESS: 0001110
ALSEP 1A APDRESS: 1011000

FIGURE 3



	NO.	REV. NO.
	ATM-843	
NVESTIGATION OF ALSEP ADDRESS CODES	PAGE	OF
	DATE 2 De	c. 1969

TABLE 1 EXISTING ADDRESSES

ALSEP (Command Decoder Number)	Binary Address Code Number	Address Number (For Simulation Programs)
1A 1B	1011000	1 2
2A	1001110	3
2B	0001110	4
3A	1101001	5
3B	0101001	6
4A	0010101	7
4B	0110101	8



INVESTIGATION	\mathbf{OF}	ALSEP	ADDRESS	CODES

NO.		REV. NO.
ATM	1-843	
PAGE	12	OF
DATE	2 Dec.	1969

TABLE 2

REASONS FOR IMMEDIATE "ADDRESS" ELIMINATION

- 1. Alternate 1, 0's or a Hamming Distance of one from alternate 1, 0's.
- 2. Already used as one of the eight existing addresses.
- 3. A Hamming Distance of one from one of the eight existing addresses.
- 4. A string of one's followed by a string of zeroes or visa versa.
- 5. All zeroes.
- 6. All ones.
- 7. Hamming Distance one from (11111111)2.
- 8. Hamming Distance one from (0000000)2

CANDIDATE ADDRESSES - ADDRESSES NOT ELIMINATED IN FIRST PASS THROUGH THE 128 7-BIT CONFIGURATIONS

1)		(29)	0100100
2)	1100010	(30)	0100110
3)	1000101	(31)	0101111
4)	0001011	(32)	0110010
シ	00/0110	(33)	0110011
6)	0101100	(34)	0110110
矛	0110000	(35)	0111011
છ)	1000001	(36)	0111100
9	0011101	(37)	0111110
(61	0111010	(38)	1000010
ク		(39)	1000100
12)	1010011	(40)	1000111
③	0100111	(41)	1001011
4		(42)	1001101
15)		(43)	1010001
16)	1100001	(44)	
り	1000011	(45)	1011011
18)	1010010	(46)	1011101
19	0100101	(47)	1100011
29		(48)	1100100
21)	1010110	(497	1100101
22)		(50)	1100110
23)	0001101	(51)	1100111
24)	0010010	(52)	1101100
25)	0010011	(23)	1110001
26)	0011011	(54)	1111010
27	0100010		
28)	0100011		

TABLE 4 SHEET 1 OF 3

CANDIDATE ADDRESSES - HAMMING DISTANCE CHECK AGAINST EXISTING ALSEP ADDRESSES

HAMMING DISTANCE

EXISTING ALSEP CAUDI - RODR. DATE ADDRESSES	Alsep	18	2A	28	3 <i>R</i>	38	48	48	NUMBER OF ALSEP RODRS WITH NAMMING DIST. LESS THAN 3 FROM CANDIDATE ADDR.
(1) ,								0	- <
(2)	4	5	3	4	3	4	6	5	0
(3)	4	5	3	4	3	4	2	3	. 1
(4)	4	3	3	3	3	2	4	5	2
(5)	4	3	3	2	7	6	2	3	2
(6)	4	3	3	2	3	2	4	3	2
(7)	3	(2)	6	4	4	3	3	(3)	2
(8)	3	4	4	5	2	3	3	4	1
(9)							0		
(10)	3	2	4	3	4	3	5	4	
(11)									ALSEP 3A ADDR.
(12)	3	4	4	5	4	5	3	4	0
(13)	7	6	4	3	4	3	3	2	1
(14)	·	0							
(15)		Θ							
(16)	4	5	5	5	2	Q	4	3	2
(17)	4	5	3	4	3	4	4	5	0
(18)	2	3	3	4	5	6	4	5	1
(19)								0	
(20)			0						
(21)	3	4	2	3	6	ワ	3	4	1
(22)						0			

CANDIDATE ADDRESSES - HAMMING DISTANCE CHECK AGAINST EXISTING ALSEP ADDRESSES

HAMMING DISTANCE

EXISTING PLSEP CANDE POOR PATE ADDRESSES	ALSEP	18	2 A	28	3#	38	4A	48	Nº OF ALSEP PODRESSES WITH A NAMMING DISTANCE LESS THAN 3 FROM THE CANDIDATE ADDRESS.
(23)	4	3	3	2	3	2	2	3	3
(24)	3	2	4	3	6	5	3	4	1
(25)	4	3	5	4	5	4	2	3	1
(26)	3	2	4	3	4	3	3	4	. 1
(27)	5	4	4	3	4	3	5	4	0
(28)	6	5	5	4	3	2	4	3	1
(29)	5	4	4	3	4	3	3	3	1
(30)	6	5	3	2	5	4	4	3	1
(31)	6	5	3	2	3	2	4	3	2
(32)	4	3	5	4	4	4	4	3	0
(33)	5	4	6	5	4	3	3	2	1
(34)	5	4	4	3	5	5	3	3	
(35)	4	3	5	4	3	2	4	3	1
(36)	3	2	4	3	4	3	3	2	2
(37)	4	3	3	Q	5	4	4	3	
(38)	3	4	②	3	4	5	5	6	l
(39)	3	4	(સે	3	4	5	3	4)
(40)	5	6	2	3	4	5	3	4	1
(41)	3	4	@	3	3	3	5	6	2
(42)	3	4	2	3	2	3	3	4	2

TABLE 4 SHEET 3 OF 3

CANDIDATE ADDRESSES - HAMMING DISTANCE CHECK AGAINST EXISTING ALSEP ADDRESSES

HAMMING DISTANCE

EXISTING ALSEP ADDRS CANDIDATE ADDRESSES	RLSEP IA	18	2 <i>R</i>	28	3 A	38	4.A	48	MUMBER OF RESEP APDRS. WITH HAMMING DISTANCE LESS THAN 3 (THREE) FROM THE CANDIDATE RODRESS.
(43)	2	3	5	6	3	4	2	3	2
(44)	4	5	3	4	5	6	3	3	1
(45)	2	3	3	4	3	4	4	5	1
(46)	②	3	3	3	3	4	2	3	2
(47)	5	6	4	5	2	3	5	4	1
(48)	4	5	3	4	3	4	4	3	0
(44)	5	6	4	5	2	3	3	2	2
(5 <i>o</i>)	5	G	2	3	4	5	5	4	1
(21)	6	ワ	3	4	3	4	4	3	0
(5 2)	3	4	2	3	@	4	5	3	2
(53)	3	4	6	7	2	3	3	2	2
(54)	2	3	3 ·	4	3	4	6	5)

POSSIBLE ADDRESSES:

NAMBERS THAT MIGHT BE USED AS NEW ADDRESSES - PENDING CHECK BY SIMULATION PROGRAM

THESE RODRESSES CANNOT ALL BE USED SIMULTANEOUSELY.

- (1) 0100010
- (2) 0110010
- (3) 1100100
- (4) 1100111
- (5) 1100010
- (6) 1010011
- (7) 1000011

HAMMING DISTANCE CHECK - BETWEEN THE POSSIBLE ADDRESSES

POS, ADDRESS POS, ADDRESS	(1)	(2)	(3)	(4)	(5)	(6)	(7)	·
(1)	\times	①	3	3	0	4	3	
(2)		\times	4	4	2	3	4-	
(3)	3	4	\times	2	2	5	4	
(4)	3	4	2	\times	2	3	2	
(5)	0	2	લ	2	\times	3	2	
(6)	4	3	5	3	3	\times	\odot	
(7)	3	4	4	3	2	①	\times	

TABLE 6 - SHEET 1 OF 2

4	0	(5)	වු	3)	6
GLSEP ERRONEOUSLY RECOGNIZING ADDRESS	INTENDED ALSEP ADDRESS	ERRONEOUS COMMAND EXECUTED (BINARY)	INTENDED COMMAND (BINARY)	POSITION OF ERROR IN THE COMMAND WORD	STARTING POSITION IN COMMANDWAR OF ADDR. RECOG
1 A	2B	00012, 122 23	x, x, x, 1110	PRERMBLE BIT 18	PREAMBLE BIT 17
1B	magayan qaran qaraqa qaran araqiga adiga adi Garagayan adiga adig	NONE		ANY SINGLE BITE	
2 A	3A OR 3B	2,22324111	000 2, 2, 2, 2, 3, 24	CMND CHPLT BIT 3	ADDRESS BIT 4
2 A	3 A OR 38	x, x2 ×3 ×4111	0012,227374	COMMAND BIT 3	ADDRESS BIT 4
2 A	3A OR 3B	21 X2 X3 X4 110	001 x, x2 x3 x4	TIMING BIT 3	APDRESS BIT 4
2 A	· 5B	7,72731111	0000X,X2X3	CMND CHPET BIT 4	ADDRESS BIT 5
2 A	5 B	2, 2, 2, 1111	00012, 2223	COMMAND BIT 4	ADDRESS BIT 5
2 A	5B	x, x, x, x, 1110	00012, 22 23	TIMING BIT 4	ADDRESS BIT 5
28	IA OR IB	2, x2 X3 1111	0000 x, x2 x3	CMND CMPLT BIT 4	ADDRESS BIT 5
2 B	1A OR 1B	x, 22 × 3 1111	0001 X, X, X3	COMMAND BIT 4	ADDRESS BIT 5
z B	IA OR IB	x1 x2 x3 1110	0001 x, x2 x3	TIMING BIT 4	ADDRESS BIT 5
3 A	18	x, x2 x3 1000	0111 7, 2, 23	PREAMBLE BIT 19	PREAMBLE BIT 17
3 A	2 A	x, x2 x3 x4110	0012, 222324	PREAMBLE BIT 20	PREAMBLE BIT 1
3 A	4A	2,2,230101	1010 7, 7, 7, 7, 3	PREAMBLE BIT 19	PREAMBLE BIT 17
3 A	4в	x1x2x3 x4x5 X61	0x, x, x, x, x, x, x, x, 6	ADDRESS BIT 7	ADDRESS BIT 2
3 A	5B	x, x2 x3 x4 x5 x61	04, 22 23 24 25 26	ADDRESS BIT 3	ADDRESS BIT 2
3 B	4-A	x, x2 x3 x4 x5 x61	0 x, x2 x3 x4 x5 x6		ADDRESS BIT 2
4A	2A OR 2B	2, 2, 23 ×4 ×5 ×6 1	0 2, 22 23 24 25 26	ADDRESS BIT 5	ADDRESS BIT 2
4 A	ANY ADDRESS	1010101	ANY	TIMING BIT 20 K	SAME AS ERROR POSITION
4 A	5 A	x1x2x3 x4 101	010 x, x2 x3 x4		ADDRESS BIT 4

TABLE 6 - SHEET 2 OF 2

ALSEP RECOGNIZING ADDRESS	INTENDED ALSEP ADDRESS	ERRONEOUS COMMAND EXECUTED (BINARY)	INTENDED COMMAND (BINARY)	POSITION OF ERROR IN THE COMMAND WORD	
4A	5 A	x, x2 x3 x4 111	010 x, x2 X3 X4	COMMAND BIT 2	
4 A	5 A	x, x, x, x, 4111	000412 73 74	CMND CMPLT BIT 2	ADDRESS BIT 2
4B	IA OR IB	x, x2 x3 x4 x5 x61	0 x, x2 x3 x4 x5 x6	ADDRESS BIT 6	ADORESS BIT Z
48	3B	110 7, 72 73 74	x, x2 x3 x4001	PREAMBLE BIT 18	PREAMBLE BIT 18
4B	ANY	1010101	ANY	TIMING BIT 18 *	TIMING BIT 18
5 A	4 A	010 4, 2, 7, 7, 74	x, x, x, x, 101	PREAMBLE BIT 18	PREAMBLE BIT 18
5 B	1	NONE		ANY SINGLE BIT	Market and the Control of the Contro
		роворий постоль (19 ₁ 1114), 02-06 г. от 3-16 постоя на того от постоя от постоя от			
				·	
Buyers, against a committee to a committee of the committ					

]9

INTENDED ALSEP ADDRESS	ALSEP RECOGNIZING ADDRESS
IA.	2 B
	4 A
18	2.B
	3 A
	4B
2A	3 A
	4 A
28	1 A
	4-A
3 A	2 A
38	2 A
	48
4A	3 A
	3 B
	5 A
48	3 A
5 A	4 A
5 B	2 A
	3 A

LET E = ALSEP (COMMAND DECODER NUMBER) 2A WILL ERRONEOUSLY RECOGNIZE MS RODRESS AND A COMMAND.

IF (# OF COMMANDS THAT COULD BE EXECUTED) IS REPLACED BY (# OF 7-BIT PATTERNS THAT COULD PASS THE BIT-BY-BIT PARITY CHECK), THEN Prob(E) WOULD BE LESS THAN OR EQUAL TO THE RIGHT NAND SIDE OF THE EQUATION (Almost blueys "less than")

INCLUDING THE PAIR OF RECOMMENDED NEW ADDRESSES




	NO.	REV. NO.
	ATM-843	
INVESITGATION OF ALSEP ADDRESS CODES	PAGE	OF
	DATE 2 De	c. 1969

APPENDIX A

COMPUTER STORAGE


ADDRESS LIST:



COMMAND STORAGE: CC


COMMAND COMPLEMENT: CC

COMMAND WORD: (ABBREVIATED)




W(1), ..., W(48) MAKES UP THE ABBREVIATED COMMAND WORD THAT WILL BE LOOKED AT IN THE PROGRAM

SHEET ! INITIAL | ZATION




SHEET 2

COMMAND COMPLEMENT ROUTINE




SHEET 3
ADDRESS INSERTION ROUTINE




SHEET 4

RODRESS COMPARISON ROUTINE



SHEET 5
PARITY CHECK




* I = starting position of recognized address

J = No. of recognized address as listed at start of output

K = No. of intended address.

SHEET 6
ADD ONE TO COMMAND ROUTINE



COMMAND COMPLEMENT SHEET Z

THE VECTOR

USED TO STORE

THE COMMAND

IS TREATED

AS A BINARY

UP-COUNTER.

THE COUNTER COUNTS FROM (0000000)₂

TO (11/1/1/)2

AFTER EACH INCREMENT OF "I" THE ROUTINE TRANSFERS OUT TO CO.

WHEN ADIC
IS ENTERED

WITH C(1),..., (17)

= (1111111),

TO (0000000)

AND THE STOP COMMAND IS EXECUTED

ERROR-FREE-TRANSMISSION SIMULATION ProgRAM - SHEET I VERSION 2 (LANGUAGE: G.E.-400 SERIES BASIC)

```
LET B=O
     DIH C(7), N(7), N(48), A(20,7)
 10
 20
     READ R
     MAT READ A(R,7)
 30
 40
     MAT C=ZER
     MAT
         N=CØN
 50
 60
     MAT W = CON
     FOR I=1. TO R
 70
     PRINT "ADDRESS "; I,
 80
    FOR J=1 TO 6
 90
     PRINT A(I, J);
100
    NEXT J
110
     PRINT A(I,7)
120
     NEXT I
130
140
     GØ TØ 320
     REM COMMAND COMPLEMENT ROUTINE
210
220
     FOR LOITOT
230
     LET N(L) = 1-C(L)
240
     NEXT L
     FOR P=1 TO 7
320
330
     LET W(P+14) = N(P)
340
     LET W(P+21) = C(P)
350
     NEXT P
360
     GØ TØ 410
410
     REM ADDRESS INSERTION ROUTINE
420
     LET K=0
440
     LET
         K = K + I
     IF K>R THEN 1310
450
     FOR H=1 TØ 7
470
     LET W(H+7) = H(K,H)
480
     NEXT H
490
500
     GØ TØ 620
610
     REM ADDRESS COMPARISON ROUTINE
620
     LET I=1
     LET J=1
640
660
    FOR X=1 TO 7
    IF W(I-1+X) <> A(J,X) THEN 920
670
     NEXT X
680
                THEN 780
690
     IF I=8
695
     GØTØ 1110
```

ERROR-FREE-TRANSMISSION SIMULATION PROGRAM - SHEET 2 VERSION 2

```
780
      FOR X=1 TO7
 790
      IF A(J,X) <> A(K,X) THEN
      NEXT X
 800
 920
      LET J=J+1
      IF JOR THEN 970
 940
      GØ FØ 660
 950
 970
      LET I=I+1
 990
      IF I)28 THEN 440
      GØ TØ 640
1000
1110
      REM PARITY CHECK ROUTINE
1120
      LET MEI
1130
      LET Y=7
1140
      IF W(M+Y) = 1 - W(M+Y+7) THEN 920
1150
      LET Y= Y+1
1160
      IF Y)13 THEN 1180
1170
      GØ TØ 1140
     PRINT "COMMAND RECOGNIZED ";
1180
     FOR X= M+14 TO M+19
1190
      PRINT W(X)
1200
1210
     NEXT X
      PRINT W(M+20)
1215
1220
      PRINT "COMMAND IN COMMAND STORAGE ";
1230
      PRINT B
      PRINT "I="; I, "J= "; I, "K= "; K
PRINT "CICW";
1240
1245
      FOR G= 22 TØ 27
1250
1252
      PRINT W(G)
1255
      NEXT G
      PRINT W(28)
1257
      GØ TØ 920
1260
      REM ADD ONE TO COMMAND ROUTINE
1308
      FOR Z=7 TO 1 STEP-1
1310
      IF ((2)=0
1320
                   THEN 1360
      LET C(Z)=0
1330
1340
      NEXT
            골
      STOP
1350
      LET C(Z)=1
1360
      LET B= B+1
1365
1366
      PRINT B
1370
      G$ T$ 210
```

ERROR-FREE-TRANSMISSION SIMULATION PROGRAM - SHEET 3 VERSION 2

```
DATA
1400
                (NO. OF ADDRESSES, R)
1410
       DATA
                10,11990
               0,0,1,1,0,0,0
       DATA
1420
1430
       DATA
                100,1110
1490
       DATA
1450
       DATA
                りりのりのかし
1460
       DATA
               0,1,0,10,0,1
               0,0,1,0,1,0,1
1470
       DATA
1480
       DATA
                     POORESS TO BE CHECKED)
       DATA
1490
       DATA
1500
              (SELOND
             ( Nth
1600
      END
```



	NO.	REV. NO.
	ATM-843	
NVESTIGATION OF ALSEP ADDRESS CODES	PAGE	OF
	DATE 2 De	c. 1969

APPENDIX B

PROGRAM EXECUTION PARAMETERS
FOR SIMULATION INCLUDING
TRANSMISSION ERROR

-) 9 5 ERPOS \$ 28
- 2) FOR $9 \le ERPØS \le 21 \qquad , \qquad 9 \le I \le ERPØS$
-) FOR
 22 & ERP\$5 ≤ 28 , 9≤1 ≤ 21

COMMENTS: (ITEM BY ITEM)

- D ISERPOSSE, 295 ERPOSSERS: SIMULATION DONE
 MANUALLY.
- 2) I > ERPOS: SAME AS NO-TRANSMISSION-ERROR SIMULATION.
- 3) I > 21: RNY SINGLE (OR MULTIPLE) ERROR IN THE

 COMMAND (BITS 22 TO 28) WILL CONVERT IT TO

 ANOTHER COMMAND (SINCE ALL 128 POSSIBLE NOS.

 WERE CONSIDERED) THAT WAS CHECKED IN THE

 NO TRANSMISSION-ERROR SIMULATION.

COMPUTER STORAGE FOR ERROR-IN-TRANSMISSION SIMULATION

ADDRESS LIST :

ADDRESS 1

A(1,1) ...
$$A(1,7)$$

ALSEP 1A

A(2,1) ... $A(2,7)$

ACSEP 1B

ADDRESS 8

A(3,1) ... $A(3,7)$

ALSEP 4A

A(9,1) ... $A(9,7)$

ALSEP 4A

POSSIBLE RODRESS # 3

A(10,1) ... $A(10,7)$

A(10,1) ... $A(10,7)$

A(11,1) ... $A(11,7)$

A(11,1) ... $A(11,7)$

ALSEP 1B

ALSEP 1B

ALSEP 1B

ALSEP 1B

ALSEP 1B

ALSEP 4A

ALSEP 1B

ALSEP 4A

ALSEP 1B

ALSEP 4A

ALSEP 1B

ALSEP 4A

ALSEP

COMMAND STORAGE:

COMMAND WORD: (ABBREVIATED)

SAME AS FOR ERROR-FREE-TRANSMISSION SIMULATION

PROGRAM MODIFICATIONS: SHEET I



- 1) DIMENSIONS: A(12,7), C(7), W(42)
- 2) READ R
- 3) READ PODRESS LIST $A(I_1), ..., B(I_p)$ \vdots A(R, I), ..., B(R, T)
- 4) PRINT ADDRESS LIST
- 5) SET ERROR POSITION TO 9: ERP\$ S = 9
- 6) PRINT ERROR POSITION:


 TRANSFER TO ERPOS WRITE AND
 BACK TO INITIALIZATION (7).
- 7) SET COMMAND TO ALL ZERUS: C(I)= 0 I=1,...,7
- 8) SET COMMAND WORD TO ALL ONES: W(I)=1 I=8,...,42
- 9) SET (DECIMAL) COMMAND TO ZERO;

 DC = 0


ERPOS = 15 For 2nd Half of simulation




PROGRAM MODIFICATIONS: SHEET 2 COMMAND COMPLEMENT (COMMAND INSERTION)




PROGRAM MODIFICATIONS: SHEET 3
ADDRESS INSERTION




PROGRAM MODIFICATIONS : SHEET 4 ADDRESS COMPARISON



ADD ONE TO COMMAND



PROGRAM MODIFICATIONS: SHEET 5
ERROR POSITION INCREMENT



FORTRAN	IV G LEVEL	1, MOD 4	MAIN	DAT	E = 69325	12/48/12	
0055		Y=Y+1					590
0056		IF (Y.GT.13)	GD TO 213				600
0057		GO TO 212					610
0058	213	IPC14=IPC+14					620
0059		IPC20=IPC+20					630
0060			(W(L),L=IPC14,				640
0061	502		OMMAND RECOGNIZ	ED,4X,7121			650
0062		WRITE (6,503)					660
0063	503	FORMAT (17H I	NTENDED COMMAND	,6X,I3)			670
9054			I,J,K,ERPOS			•	680
0065	504	FORMAT (3H I=	:, I3,5X, J=!,	I3,5X, K=1,	<pre>13,5X,*ERPOS=*,</pre>	13)	690
3666		GO TU 206			•		700
		D ONE TO COMMA					710
9067	214	DU 108 Z=1,7	•				720
0068		IZ = 8 - Z					730
0069			0) GO TO 216		•		740
0C7C		C(IZ)=0					750
0071	108	CONTINUE					760
9072		GO TO 215					770
0073	216	C(IZ)=1					780
0C74		DC = DC + 1					790
0075		wRITE(6,5C5)					800
0076	505	FORMAT (1H ,1	4)				810
2017		GO TO 202		•			820
0078		ERPCS=ERPCS+1					830
0079		WRITE (6,506)					840
0080	506	FORMAT (7HOEF					850
0081			26) GO TO 201				
0082		STOP					870
9083		END					880

ATM-843 B-8

PAGE 0002

ERPOS = 21 TO 26

FORTRAN IV	G LEVEL 1, MOD	4 MAIN	DATE = 69325	12/48/12
0001		ION C(7), W(42), A(12,7)		10
0002	INTEGER	R A,C,DC,ERPCS,P,R,W,X,Y	, Z , H	
0003	READ (5,6(C) R		30
0 30 4	600 FORMAT	(110)		40
0C05	DO 101	I=1, R		50
0006		,6C1) (A(I,J),J=1,7)		-,-
0007	601 FURMAT	(711)		60
8500	101 CUNTING			70
0009		I = 1 • R		80
0010				90
0011	SOO EDOMAT	(6,500) I,(A(I,J),J=1,7)		100
0012	100 CONTINU	18H ADDRESS,2X,12,6X,712	,	110
				120
0013	ERPOS=			
0014	GO TO	200		140
0015	201 DO 102			150
0016	C(I)=0			160
3017	102 CONTINU			170
0018	DO 103	I=8,42		180
0019	h(I)=1			190
0020	1C3 CONTINU	UE		200
0021	DC = 0			
0022	GO TO	2.12		210
	C COMMAND A	ND COMMAND COMPLEMENT INS	COTION	220
0023	202 DO 104		EKTION	230
0024		= '		240
)=1-C(P)		250
0025	h(P+21)			260
0026	104 CONTINI			270
0027		S)=1-W(ERPOS)		360
0028	GO T O	203		280
	C ADDRESS IN	NSERTION		290
0029	203 K=C			300
0030	209 K=K+1			310
0031	IF (Ka	GT.R) GO TO 214		320
2632		H=1,7		330
0033		=A(K,H)		
0034	105 CONTINU			340
0035	GU TO			350
1033	C ADDRESS CO			370
1026		UMPART SUN		380
0036	204 1=9			390
7637	216 J=1			400
0038	207 DO 106			410
0039	$I \times = I - 1 + I$			420
3040		IX).NE.A(J,X)) GO TO 206		430
0041	ICE CONTINU			440
0042	SU TO :	211		450
0045	206 J=J+1			460
)C44	IF (J.	GT.RI GO TC 208		470
0045	60 10			480
0046	208 I=I+1			
0047		OT EDDOST CO TO 200		490
		GT.ERPUS) GO TC 209		500
0048 00-6		GT,15) GO TO 209		510
)Ç+5	00 TO 3			520
	C PARITY CH	ECK	•	530
9056	211 IPC=I			540
0051	Y=7			550
0052	212 IY=I+Y			560
0053	[Y7=1Y-			570
0754		IY).NE.(1-X(IY7))) GC TO		580

ATM-843 B-9

PAGE 0001