This ATM documents the Reliability Prediction and Failure Modes and Effects analysis of the Bendix designed Dual 90 Channel Multiplexer. The analysis reflects the final flight configuration for the A2 ALSEP system.

Prepared by: John Mansour
Reliability P. E.

Approved by: S. J. Ellison
ALSEP Reliability Manager
1.0 INTRODUCTION

The results of the reliability prediction and failure modes and effects analysis for the ALSEP A2 Dual 90 Channel Multiplexer are documented in this report. This multiplexer represents the Bendix designed unit which utilizes MOS-FET integrated circuits. The multiplexer was integrated with the Dynatronics A/D Converter. This design now provided complete redundancy for ALSEP Housekeeping engineering status data while retaining the interface design requirements specified for basic ALSEP.

The reliability prediction for the Dual 90 Channel Multiplexer and A/D Converter is calculated to be 0.9981 for one year of lunar operation, which exceeds the specified design goal of 0.9956. All reliability objectives have been achieved or exceeded.

2.0 RELIABILITY PREDICTION

The reliability prediction for the Dual 90 Channel Multiplexer and A/D Converter, operating in the standby redundant configuration, is calculated to be 0.9981 for launch, deployment, and one year of lunar operation. The predicted reliability exceeds the specified goal of 0.9956.

Figure 1 defines the reliability block diagram and mathematical model for the Multiplexer and A/D convert component. The standby elements are activated by earth command. Functionally, the system operates in conjunction with the redundant Data Processor. However, the Data Processor was not included as part of this analysis.

The failure rates for each functional component identified in Figure 1 are tabulated in Table I. The failure rates shown represent composite totals derived from the part application stress ratios of each electronic piece part. The application reflects the anticipated "use" environment.
Dual 90 Channel Multiplexer Reliability Prediction and Failure Mode, Effects, and Criticality Analysis

**RMUX**
Bendix Design

**RA/D**
Existing Design

R.S

90 Channel Multiplexer
Sequencer
Buffer Amplifier
A/D Converter
Buffer Output Circuit

λ1
λ2
λ3
λ4
λ5

90 Channel Multiplexer
Sequencer
Buffer Amplifier
A/D Converter
Buffer Output Circuit

In Standby

**Non-Redundant System**

\[ R_{MUX} = e^{-(\lambda_1 + \lambda_2)t} \]
\[ R_{A/D} = e^{-(\lambda_3 + \lambda_4 + \lambda_5)t} \]
\[ R_S = R_{MUX} \times R_{A/D} \]

**Standby Redundant System**

\[ R_S \approx 1 - \frac{\lambda_o \lambda_{st}^2}{2} - \frac{\lambda_o^2 t^2}{2} \]

DUAL 90 CHANNEL MULTIPLEXER & A/D CONVERTER
RELIABILITY BLOCK DIAGRAM & MATHEMATICAL MODEL

FIGURE 1
TABLE I

FAILURE RATE SUMMARY

<table>
<thead>
<tr>
<th>Assembly</th>
<th>( \lambda_i ) (%/1000 Hrs.)</th>
<th>( \lambda_{oi} ) (%/1000 Hrs.)</th>
<th>( \lambda_{si} ) (%/1000 Hrs.)</th>
<th>Failure Rate Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>90 Channel MOS-FET's</td>
<td>1</td>
<td>0.1445</td>
<td>0.0001445</td>
<td>ATM-860A</td>
</tr>
<tr>
<td>Sequencer</td>
<td>2</td>
<td>0.387611</td>
<td>0.0003876</td>
<td>ATM-860A</td>
</tr>
<tr>
<td>Buffer Amp.</td>
<td>3</td>
<td>0.08579</td>
<td>0.01349</td>
<td>ATM-274G</td>
</tr>
<tr>
<td>A/D Converter</td>
<td>4</td>
<td>0.05350</td>
<td>0.01501</td>
<td>ATM-274G</td>
</tr>
<tr>
<td>Output Buffer Circuit</td>
<td>5</td>
<td>0.01426</td>
<td>0.00402</td>
<td>ATM-274G</td>
</tr>
<tr>
<td>TOTALS</td>
<td>( \sum \lambda_i )</td>
<td>0.685661</td>
<td>0.033052</td>
<td></td>
</tr>
</tbody>
</table>

Reliability Calculation

\[
R_{MUX} = e^{- (0.532111 \times 10^{-5}) (8760.52)} = e^{-0.046616} = 0.9544691
\]

\[
R_{A/D} = e^{- (0.15364 \times 10^{-5}) (8760.52)} = e^{-0.01346} = 0.986591
\]

\[
R_S = R_{MUX} \cdot R_{A/D} = (0.9544691) (0.986591) = 0.9416706 \quad \text{(non-redundant System)}
\]

\[
R_S = \frac{(0.685661) (0.033052) (0.0876052)^2 - [(0.685661) (0.0876052)]^2}{2}
\]

\[
= 1 - \frac{(0.00017388) - 0.0036081}{2} = 1 - 0.00008694 - 0.00180405 = 0.998109 \quad \text{(Standby Redundant System)}
\]
3.0 **FAILURE MODES, EFFECTS & CRITICALITY ANALYSIS**

The failure mode and effects analysis for the 90 Channel Multiplexer are documented in Tables II and III. Table II describes the functional failure modes and the resultant effects on the end item and system level. Table II delineates the failure modes at the piece part level. Each identified failure is numerically itemized for cross reference between Tables II and III. (Note: the cross reference must be correlated by Assembly).

The Failure probabilities reflect the identified line item. The criticality ranking lists, by order of magnitude, the highest down to the lowest failure probabilities. Subcategories of failures (e.g., 2.1, 2.2 of 2.0) are not ranked.

The format of Tables II and III is designed to provide the reader with a narrative description of the varying types of failures that could occur, combined with the resultant performance characteristics. This information is useful to system support in performing fault isolation should an anomaly occur.

There are no ALSEP single point failures in either the 90 Channel Multiplexer or the A/D converter. Careful parts selection and circuit design coupled with the switching of most supply voltages in the redundant units has enabled the Bendix design to have zero single point failures. Failure Mode 1.1 of Table II implies a loss of a single housekeeping data channel. This loss cannot be restored by switching the redundant unit. This is a single thread failure for one channel only, the other 89 channels are unaffected. Thus, only 1% of the total functional ability of the multiplexer is lost with this one and only single thread failure mode. Further discussion will be found under Reliability Assessment on Page 6 of this ATM.

The loss of both 90 Channel Multiplexers or A/D converters will not cause the loss of any science data except for the dust detector, since this is the only science data handled by the multiplexer. Other than the dust detector, the 90 Channel Multiplexer handles only housekeeping data.

The A/D converter is treated in the reliability prediction but since the design of the A/D converter has not been changed, the FMECA for the converter is not included in this ATM. The A/D converter FMECA may be found in ATM 501, the complete FMECA for The ALSEP System.
4.0 RELIABILITY ASSESSMENT

The purpose of performing a reliability prediction and failure modes analysis is to identify inherent design weaknesses. From the results of these analyses it has been concluded the reliability and design objectives have been fully satisfied.

With exception to one failure mode the multiplexer is mutually exclusive of its redundant counterpart. That is, full capability can be restored by switching to the redundant unit. The exception is item 1.1 of Table II. The failure mode is a loss of one (1) housekeeping data channel caused by an electrical short between the drain and substrate of a 1st tier MOS-FET gate on the multiplexer gate assembly. What happens is the +12V supply, which presently is not switched, will feed back into the analog source, thus offsetting the analog data signal being sampled by the redundant multiplexer. This failure mode was identified early in the design phase and prompted a reliability investigation. The results of the investigation disclosed that switching off the +12V supply was feasible. However to implement this capability would necessitate a modification of the PCU mother board assembly. In addition, the central station interface requirement would have to be modified. This in turn would preclude the interchangeability between multiplexers of previous arrays as is presently required.

The system criticality of the subject failure mode is low, therefore, the reliability improvement that would have been derived if the switching capability was incorporated would not have offset the program impact relative to cost and schedule. Therefore, the decision was made not to incorporate the +12V switching capability into the A2 system. However, in the event future ALSEP systems are built (Apollo 17 and subsequent) it is recommended the +12V switching capability be incorporated.
### TABLE II

#### FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

<table>
<thead>
<tr>
<th>CIRCUIT OR FUNCTION</th>
<th>ASSUMED FAILURE MODE</th>
<th>CAUSE OF FAILURE</th>
<th>EFFECT OF FAILURE</th>
<th>END ITEM</th>
<th>SYSTEM</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0 First Tier MOS-FET Gates</td>
<td>1.0 Loss of one (1) Housekeeping Data Channel</td>
<td>1.0 Loss of one (1) FET gate in the 1st Tier, caused by the following mode of failure</td>
<td>1.0 Multiplexer will continue to operate, minus the loss of the affected channel</td>
<td>1.0 Minor degradation of overall system performance. Full data information can be restored via redundant multiplexer, except for item 1.1</td>
<td>801.717</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.1 Short: Drain to Substrate</td>
<td>1.1 +12V signal will be sampled for A/D conversion</td>
<td>1.1 Affected HK Data appears as all &quot;1s&quot; regardless of selected redundant multiplexer. Remaining 89 HK channels are good.</td>
<td>133.617</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.2 Electrical Short from Drain to Gate, or Gate to Substrate</td>
<td>1.2 Analog channel will not turn on</td>
<td>1.2 Affected HK Data appears as all &quot;0s&quot;.</td>
<td>200.43</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.3 Open circuit on input terminal of Drain or Gate of one MOS FET, $\Delta V_T$ (10V)</td>
<td>1.3 Analog channel will not turn on</td>
<td>1.3 Same as 1.1.2</td>
<td>467.67</td>
</tr>
<tr>
<td>2.0 First Tier MOS-FET Gates</td>
<td>2.0 Loss of six (6) Housekeeping Data Channels</td>
<td>2.0 Failure of a six (6) ch. MOS FET in a manner such as to render the part totally inoperative. The 15 MOS FET 6 ch parts that comprise the 1st Tier can fail in the identified mode.</td>
<td>2.0 Multiplexer will continue to operate minus the loss of the six affected data channels</td>
<td>2.0 System performance is further degraded, but considered minor unless the affected data channels are critical for system performance.</td>
<td>20.78</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.1 Open circuit on the source or substrate output/input terminal</td>
<td>2.1 Loss of substrate voltage precludes turn-on of FET gate. Six gates per chip are summed at the source terminal, thus preventing data transfer to the A/D converter.</td>
<td>2.1 Data for six consecutive HK channels will read all &quot;0s&quot;.</td>
<td>5.94</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.2 Electrical short from Source-Substrate, Source-Drain or Source to Gate for HK channels 85-90 only</td>
<td>2.2 The eighth bank of 1st Tier has only six data channels. This failure mode in other data banks would affect 12 channels.</td>
<td>2.2 HK Data for chs 85-90 would be erroneous. Could read either all &quot;0s&quot; or all &quot;1s&quot;.</td>
<td>14.84</td>
</tr>
</tbody>
</table>

**FAILURE PROBABILITY Q x IC**

- System probability: 1
- End item probability: 1
- Effect of failure probability: 1
<table>
<thead>
<tr>
<th>CIRCUIT OR FUNCTION</th>
<th>ASSUMED FAILURE MODE</th>
<th>CAUSE OF FAILURE</th>
<th>EFFECT OF FAILURE</th>
<th>SYSTEM</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.0 MOS-FET Multiplexer Gates</td>
<td>3.0 Loss of twelve (12) Housekeeping Data Channels</td>
<td>3.0 Failure of a six channel MOS-FET part in one of the identified modes</td>
<td>3.0 One 1st Tier data bank (12 HK channels) will be lost. Multiplexer remains operational but at degraded performance level.</td>
<td>44.39</td>
</tr>
<tr>
<td></td>
<td>3.1 Failure of a 1st Tier MOS-FET part.</td>
<td>3.1 Electrical short cct source to substrate, Drain, or Gate</td>
<td>3.1 An error signal (12v max) will be continuously present on the output of the affected data bank. This voltage will sum with the data channel being sampled.</td>
<td>20.78</td>
</tr>
<tr>
<td></td>
<td>3.2 Failure of a 2nd Tier MOS-FET part (one channel only)</td>
<td>3.2 Electrical short cct from Drain to Substrate</td>
<td>3.2 A 12v error voltage will be summed with the sampled analog signal.</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3.2.1 Electrical short cct from Drain to Gate or Gate to Substrate. Open circuit on input terminal of Drain or Gate of one MOS-FET channel. An increase in threshold voltage which precludes turn-on of the MOS-FET.</td>
<td>3.2.1 The second Tier analog channel will not turn on.</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3.2.1 Twelve HK channels of the affected bank will appear as all &quot;1s&quot;.</td>
<td>57.9</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4.0 Failure of the 2nd Tier multi-channel MOS-FET that controls HK channels 49 thru 90.</td>
<td>5.94</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4.0 Approximately 47% of the multiplexer becomes inoperative.</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4.1 Open circuit on the Source or Substrate Output/Input Terminal</td>
<td>5.94</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4.1 Loss of substrate voltage precludes turn-on of any FET gate. An open source terminal prevents data transfer to the A/D converter.</td>
<td>-</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CIRCUIT OR FUNCTION</th>
<th>ASSUMED FAILURE MODE</th>
<th>CAUSE OF FAILURE</th>
<th>EFFECT OF FAILURE</th>
<th>SYSTEM</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.0 Second Tier MOS-FET Gates on Assy Board No. 2</td>
<td>4.0 Loss of Forty-two (42) Housekeeping Data Channels.</td>
<td>4.0 Failure of the 2nd Tier multi-channel MOS-FET that controls HK channels 49 thru 90.</td>
<td>4.0 Good Housekeeping data reduced to 78 channels using the failed multiplexer. Full data can be restored via redundant multiplexer.</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4.1 Open circuit on the Source or Substrate Output/Input Terminal</td>
<td>5.94</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4.1 Loss of substrate voltage precludes turn-on of any FET gate. An open source terminal prevents data transfer to the A/D converter.</td>
<td>-</td>
</tr>
</tbody>
</table>
## TABLE II

### FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

<table>
<thead>
<tr>
<th>CIRCUIT OR FUNCTION</th>
<th>ASSUMED FAILURE MODE</th>
<th>CAUSE OF FAILURE</th>
<th>EFFECT OF FAILURE</th>
<th>CRITICALITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.0 Second Tier MOS-FET Gate on Assy Board No. 1</td>
<td>5.0 Loss of Forty-eight (48) Housekeeping data channels.</td>
<td>5.0 Failure of 2nd Tier multi-channel MOS-FET that controls HK channels 1-48</td>
<td>5.0 Anode shorts to Substrate or Gate.</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5.1 Open circuit on the Source or Substrate Output/Input terminal</td>
<td>5.0 53% of the multiplexer becomes inoperative.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>5.1 Loss of substrate voltage precludes turn-on of any FET gate.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>An open source terminal prevents data transfer to the A/D converter.</td>
<td></td>
</tr>
<tr>
<td>6.0 Second Tier MOS-FET Gate on Assy Board No. 1 or 2</td>
<td>6.0 Loss of 78 or 84 HK Data channels.</td>
<td>6.0 Failure of either 2nd Tier MOS-FET.</td>
<td>6.0 The multiplexer becomes effectively inoperative. The number of channels lost is contingent on which MOS-FET part that failed.</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>6.1 Electrical short circuit from the Source to Drain</td>
<td>6.1 The failed channel controls the analog signal of 12 1st gates. The eighth 2nd Tier switch controls only 6 1st Tier gate. An elect. short would result in the summation of two analog data channels. The resultant analog data would be in error.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>6.1 The 12 (or 6) analog signals controlled by the failed FET switch would be the only valid data. However, practically speaking it would be difficult to determine which data channels were correct unless a known analog signal was sampled in each 1st Tier Data Bank.</td>
<td></td>
</tr>
<tr>
<td>7.0 Same as 6.0</td>
<td>7.0 Loss of all HK Data Channels.</td>
<td>7.0 Failure of either 2nd Tier MOS-FET.</td>
<td>7.0 The multiplexer becomes inoperative.</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7.1 Electrical short cct from Source to Substrate or Gate</td>
<td>7.1 A ±12v signal will be continuously transmitted to the A/D converter as an analog signal.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>7.1.1 When failed FET gate signal is at ±12v the ±12v level (or source to gate short) will be summed with analog data.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>7.0 All HK data is lost. Redundant switch over is required.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>7.1 All HK Data will read all &quot;1&quot;s.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>7.1.1 Twelve HK channels will read all &quot;0&quot;s. The remaining 78 will be all &quot;1&quot;s.</td>
<td></td>
</tr>
</tbody>
</table>
### TABLE II
FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

<table>
<thead>
<tr>
<th>CIRCUIT OR FUNCTION</th>
<th>ASSUMED FAILURE MODE</th>
<th>CAUSE OF FAILURE</th>
<th>EFFECT OF FAILURE</th>
<th>END ITEM</th>
<th>SYSTEM</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. 0 DTL-MOS Interface circuit</td>
<td>1. 0 The DTL-MOS interface circuit becomes inoperative.</td>
<td>1. 0 Discrete component part failure.</td>
<td>1. 0 Sequencer shift register will not advance. Multiplexer will be slaved to the last analog data channel sampled.</td>
<td>1. 0 Only one (1) Housekeeping Data Channel will be transmitted. Switchover to redundant multiplexer will restore all Housekeeping Data.</td>
<td>371.045</td>
</tr>
<tr>
<td></td>
<td>1. 1 Voltage level shifter fails in the logic &quot;0&quot; state.</td>
<td>1. 1 The output transistor either failed or is slaved in the off state.</td>
<td>1. 1 A -6v is continuously applied to the input of the #2 clock generator. The multiplexer advance pulse is inhibited.</td>
<td>1. 2 A +12v is continuously applied to the input of the #2 clock generator. The multiplexer advance pulse is inhibited</td>
<td>150.145</td>
</tr>
<tr>
<td></td>
<td>1. 2 Voltage level shifter fails in the logic &quot;1&quot; state</td>
<td>1. 2 The output transistor stage either shorted collector to emitter or is slaved in the ON state.</td>
<td>1. 2 A +12v is continuously applied to the input of the #2 clock generator. The multiplexer advance pulse is inhibited</td>
<td>2. 0 Only one housekeeping data channel will be transmitted. Switchover to the redundant multiplexer will restore full Housekeeping Data.</td>
<td>17.474</td>
</tr>
<tr>
<td>2. 0 Phase Two (#2) Clock Generator</td>
<td>2. 0 The #2 clock generator circuit becomes inoperative.</td>
<td>2. 0 Failure of discrete part(s) or MOS logic.</td>
<td>2. 0 The shift register can not be sequenced. Multiplexer will remain in the last analog channel sampled.</td>
<td>2. 1 #1 clock pulse cannot be generated. Loss of both clock pulses disables the shift register.</td>
<td>15.149</td>
</tr>
<tr>
<td></td>
<td>2. 1 Loss of #2 clock pulse</td>
<td>2. 1 Output of clock generator remains in continuous state (either + or -12v)</td>
<td>2. 2 The shift register will not sequence properly if the #1 &amp; #2 clock pulses overlap.</td>
<td>2. 2 The shift register will not sequence properly if the #1 &amp; #2 clock pulses overlap.</td>
<td>2.325</td>
</tr>
<tr>
<td></td>
<td>2. 2 #2 clock pulse overlaps #1 clock pulse.</td>
<td>2. 2 Degradation of input coupling capacitor causing RC time constant to decrease by a factor greater than 10.</td>
<td>2. 3 All HK data channels will be off. HK telemetry data reads all &quot;0&quot;s.</td>
<td>2. 3 All HK data channels will be off. HK telemetry data reads all &quot;0&quot;s.</td>
<td>7.419</td>
</tr>
<tr>
<td>3. 0 Phase One (#1) Clock Generator</td>
<td>3. 0 The #1 clock generator circuit becomes inoperative.</td>
<td>3. 0 Failure of discrete part(s) or MOS logic.</td>
<td>3. 0 The shift register cannot be sequenced.</td>
<td>3. 0 Multiplexer becomes inoperative. Backup redundant unit available.</td>
<td>71.752</td>
</tr>
<tr>
<td></td>
<td>3. 1 The #1 clock pulse remains at a continuous logic &quot;0&quot;.</td>
<td>3. 1 Output of clock generator fails in continuous state at +12v.</td>
<td>3. 1 The shift register remains in last state.</td>
<td>3. 1 One HK data channel will be continuously sampled.</td>
<td>28.90</td>
</tr>
<tr>
<td></td>
<td>3. 2 The #1 clock pulse remains at a continuous logic &quot;1&quot;.</td>
<td>3. 2 Output of clock generator fails in continuous state at -12v.</td>
<td>3. 2 The shift register bit outputs will shift to all logic &quot;0&quot; (e.g., at +12v).</td>
<td>3. 2 All HK data channels will be off. HK telemetry data reads all &quot;0&quot;s.</td>
<td>7.419</td>
</tr>
</tbody>
</table>
### TABLE II

**FAILURE MODE, EFFECT & CRITICALITY ANALYSIS**

<table>
<thead>
<tr>
<th>CIRCUIT OR FUNCTION</th>
<th>ASSUMED FAILURE MODE</th>
<th>CAUSE OF FAILURE</th>
<th>EFFECT OF FAILURE</th>
<th>SYSTEM</th>
<th>FAILURE PROBABILITY $Q \times 10^{-9}$</th>
<th>CRITICALITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.4 The $01$ clock pulse or logic for 2nd Tier Gating function becomes inoperative.</td>
<td>3.4.1 Function fails in the logic &quot;0&quot; state.</td>
<td>3.3 MOS logic fails as indicated.</td>
<td>3.3 The sequencer operation becomes erratic.</td>
<td>17.938</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>3.4 The 12 Bit Serial to Parallel Shift Register(s) become inoperative.</td>
<td>3.4.2 Function fails in the logic &quot;1&quot; state.</td>
<td>3.3.1 Clock pulse to 2nd shift register is at continuous +12v.</td>
<td>3.3.1 2nd shift register will hang up in the last state. This will preclude sequencing of the 2nd Tier multiplexer gate.</td>
<td>149.813</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>4.0 The 1st and 2nd Tier Shift Register(s) become inoperative.</td>
<td>4.0.1 All output stages fail in the logic &quot;0&quot; state.</td>
<td>3.3.2 Clock pulse to 2nd shift register is at continuous -12v.</td>
<td>3.3.2 All 2nd Tier multiplexer gates will eventually turn on.</td>
<td>149.813</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>4.0.2 All output stages fail in the logic &quot;1&quot; state.</td>
<td>4.3 Shift register fails to sequence.</td>
<td>4.0 Failure of any stage</td>
<td>4.0 The shift register controls the gating sequence of the 90 channel multiplexer.</td>
<td>492.623</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>4.4 Bit output of shift register fails in the logic &quot;0&quot; state.</td>
<td>4.4.1 Failed FET is for 1st Tier gate drive signal.</td>
<td>4.4.1 All multiplexer MOS-FET gates will be turned OFF.</td>
<td>4.4.1 No HK data. HK telemetry will appear as all &quot;0&quot;s.</td>
<td>492.623</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>4.0 The 12 Bit Serial to Parallel Shift Register(s) become inoperative.</td>
<td>4.4.2 Failed FET is for 2nd Tier gate drive signal.</td>
<td>4.1 Shift register remains in the reset state. 1st stage fails in reset state. MOS logic (internal) will not accept the initial Vin pulse.</td>
<td>4.4.2 All multiplexer gates will be turned ON simultaneously.</td>
<td>4.4.2 HK telemetry data will be erroneous, for all 90 channels.</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>4.2 Set output of the 1st stage fails in the logic &quot;0&quot; level. Vin function remains at -12v.</td>
<td>4.3 Failure of any shift register Flip-Flop stage such that it will not toggle. The failed stage is in the &quot;00&quot; logic state.</td>
<td>4.3 The shift register will not transfer a logic &quot;1&quot; through the failed state.</td>
<td>4.3 Only one HK telemetry channel will be transmitted.</td>
<td>434.159</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>4.4 The logic &quot;0&quot; Bit output FET fails in the ON mode.</td>
<td>4.4.4 Loss of of every 12th data channel in the 1st Tier.</td>
<td>4.4 Loss of multiplexer FET gate drive pulse.</td>
<td>4.4.4 Loss of 8 or 12 HK Data channels.</td>
<td>552.415</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>4.4.1 Failed FET is for 1st Tier gate drive signal.</td>
<td>4.4.2 Loss of a bank of 12 1st Tier HK channels controlling 2nd Tier FET will not turn ON.</td>
<td>4.4.1 Loss of every 12th data channel in the 1st Tier.</td>
<td>4.4.2 Loss of a group of 12 HK Data measurements.</td>
<td>385.661</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>4.4.2 Failed FET is for 2nd Tier gate drive signal.</td>
<td>4.4.4 Loss of of every 12th data channel in the 1st Tier.</td>
<td>4.4 Loss of multiplexer FET gate drive pulse.</td>
<td>4.4.4 Loss of 8 or 12 HK Data channels.</td>
<td>552.415</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

**Note:**
- Table data includes criticality analysis for failure modes affecting various systems and components.
# TABLE II

## FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

<table>
<thead>
<tr>
<th>CIRCUIT OR FUNCTION</th>
<th>ASSUMED FAILURE MODE</th>
<th>CAUSE OF FAILURE</th>
<th>EFFECT OF FAILURE</th>
<th>SYSTEM</th>
<th>FAILURE PROBABILITY ( P \times 10^6 )</th>
<th>CRITICALITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.5 Bit Output of shift register fails in the logic &quot;1&quot; state.</td>
<td>4.5 Either the Logic &quot;0&quot; FET fails in the off mode or the Logic &quot;1&quot; FET fails in the ON mode.</td>
<td>4.5 Sequencer will provide multiple FET gate drive pulses.</td>
<td>4.5 Either 78 or 82 HK data measurements are erroneous. The multiplexer becomes effectively inoperative.</td>
<td></td>
<td>325.537</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>4.5 Failure is for a 1st Tier FET gate drive signal.</td>
<td>4.5.1 Two channels for each 1st Tier bank of 12 FETS will be on simultaneously. (exception—when failed channel should be ON.)</td>
<td>4.5.1 All but eight HK Data measurements will be erroneous.</td>
<td></td>
<td>196.651</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>4.5.2 Failure is for a 2nd Tier FET Gate drive signal.</td>
<td>4.5.2 Two 2nd Tier FET gates will be continuously ON.</td>
<td>4.5.2 All but 12 HK Data measurements will be erroneous.</td>
<td></td>
<td>128.886</td>
<td>—</td>
</tr>
<tr>
<td>5.0 Reset Logic</td>
<td>5.0 The reset logic becomes inoperative.</td>
<td>5.0 MOS Logic fails to generate the necessary timing functions.</td>
<td>5.0 Loss of all HK Telemetry Loss of 90th Frame pulse to the Data Proc.</td>
<td></td>
<td>35.876</td>
<td>5</td>
</tr>
<tr>
<td>5.1 Reset logic output fails in the logic &quot;0&quot; state.</td>
<td>5.1 Output MOS FET either fails or is slaved to the on mode, thus providing a +12V to the reset input of each shift register.</td>
<td>5.1 Sequencer will clock out to HK channel #1 and remain there. However, 90th Frame pulse will not be generated.</td>
<td>5.1 Loss of 89 HK data measurements. No 90th Frame pulse signal will be sent to the Data Processor.</td>
<td></td>
<td>17.938</td>
<td>—</td>
</tr>
<tr>
<td>5.2 Reset logic output fails in the logic &quot;1&quot; state.</td>
<td>5.2 Output MOS-FET either fails or is slaved to the OFF mode, thus providing a -12V to the reset input of each shift register.</td>
<td>5.2 Sequencer will eventually turn all HK channels on simultaneously.</td>
<td>5.2 All HK Data will be erroneous. A 90th Frame pulse signal will be sent to the Data Processor once every 0.6 sec.</td>
<td></td>
<td>17.938</td>
<td>—</td>
</tr>
<tr>
<td>6.0 The 90th Frame Pulse circuit becomes inoperative.</td>
<td>6.0 Failure of the MOS Logic or MOS to DTL interface circuit.</td>
<td>6.0 The analog multiplexer will continue to function properly.</td>
<td>6.0 Loss of HK channel reference. Data Proc. Frame counter becomes inoperative.</td>
<td></td>
<td>297.302</td>
<td>3</td>
</tr>
<tr>
<td>6.1 The 90th Frame pulse is not generated.</td>
<td>6.1 The circuit output transistor either fails in the ON mode, or is slaved to the ON mode.</td>
<td>6.1 Same as 6.0</td>
<td>6.1 HK data stream will have to be synchronized on known data channels.</td>
<td></td>
<td>141.177</td>
<td>—</td>
</tr>
<tr>
<td>6.2 The 90th Frame pulse is continuously present.</td>
<td>6.2 The output xstr opens or is slaved to the off condition.</td>
<td>6.2 Same as 6.0</td>
<td>6.2 Data Proc. Frame counter is slaved to the reset state. The D/P even frame mark &amp; heat flow 90th F. mark becomes erroneous.</td>
<td></td>
<td>156.125</td>
<td>—</td>
</tr>
<tr>
<td>PART/COMPONENT SYMBOL</td>
<td>FAILURE MODE</td>
<td>(OK)</td>
<td>EFFECT OF FAILURE</td>
<td>END ITEM</td>
<td>FAILURE PROBABILITY Q x 10^-6</td>
<td>CRITICITY</td>
</tr>
<tr>
<td>------------------------</td>
<td>--------------</td>
<td>------</td>
<td>-------------------</td>
<td>----------</td>
<td>-----------------------------</td>
<td>-----------</td>
</tr>
<tr>
<td>1.0 Board No. 1 or Board No. 2 IST Tier MX02D MOS FET GATES Brd No. 1, MX02D location X1-4, X6-9.</td>
<td>1.0 Loss of one (1) FET channel in the IST Tier caused by the following mode of failure.</td>
<td></td>
<td>1.0 Loss of one (1) HK Data Channel</td>
<td>1.0 Multiplexer will continue to operate, minus the loss of affected channel.</td>
<td>801.717</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>1.1 Identified part fails short from Drain to Substrate (0.1059)</td>
<td></td>
<td></td>
<td>1.1 Affected HK Data Channel appears as all &quot;Is&quot; regardless of selected redundant multiplexer. Remaining 89 HK Channels are good.</td>
<td>133.617</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>1.2 Short: Drain to Gate, or Gate to Substrate. (0.1588)</td>
<td></td>
<td></td>
<td>1.2 Analog Channel will not turn on.</td>
<td>200.43</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>1.3 Open cct on input terminal of Drain or Gate of one (1) MOS Channel. ΔVₜ &gt; 10V (0.3706)</td>
<td></td>
<td></td>
<td>1.3 Analog Channel will not turn on.</td>
<td>467.67</td>
<td>-</td>
</tr>
<tr>
<td>2.0 Board Nos. 1 &amp; 2 IST Tier MX02D MOS FET Gates Board No. 1 MX020 Location X1-4, X6-9.</td>
<td>2.0 Failure affecting the six (6) channels of an MX02D part in the identified manner.</td>
<td></td>
<td>2.0 Loss of Six (6) Housekeeping Data Channels</td>
<td>2.0 Mux will function minus six affected channels. Redundant switch over will restore full capability.</td>
<td>20.78</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>2.1 Open cct on the Source or Substrate (0.0047)</td>
<td></td>
<td></td>
<td>2.1 Data for Six conservative HK channels will read all &quot;Os&quot;</td>
<td>5.94</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>2.2 Electrical Short: Source to Substrate or Drain to Source or Source to Gate on MX02D (X8) of Board No. 2 (0.1176)</td>
<td></td>
<td></td>
<td>2.2 HK Data Chs. 85-90 would measure either all &quot;O's&quot; or &quot;I's&quot;</td>
<td>14.84</td>
<td>-</td>
</tr>
<tr>
<td>PART/COMPONENT SYMBOL</td>
<td>FAILURE MODE</td>
<td>EFFECT OF FAILURE</td>
<td>END ITEM</td>
<td>FAILURE PROBABILITY $Q \times 10^5$</td>
<td>CRITICITY</td>
<td></td>
</tr>
<tr>
<td>------------------------</td>
<td>--------------</td>
<td>-------------------</td>
<td>----------</td>
<td>-----------------------------------</td>
<td>-----------</td>
<td></td>
</tr>
<tr>
<td>3.0 MX02D MOS FET Gates on Boards No. 1 or 2</td>
<td>Failure of a six (6) Ch MX02D MOS FET as indicated.</td>
<td>Loss of twelve (12) Housekeeping Data Channels</td>
<td>3.0</td>
<td>Good HK Data reduced to 78 channels. Redundant switch over will restore full capability.</td>
<td>44.39</td>
<td>2</td>
</tr>
<tr>
<td>3.1 Location X1-4 and X6-9 (X6-7 on Brd. No. 2)</td>
<td>Electrical Short Source to Substrate Source to Drain or Source to Gate (0.1647)</td>
<td></td>
<td>3.1</td>
<td>The digital data for the affected 12 channels will reflect the sum of the error voltage and the analog signal.</td>
<td>20.78</td>
<td>-</td>
</tr>
<tr>
<td>3.2 Location X5 on Boards No. 1 or 2</td>
<td>Electrical Short from Drain to Substrate (0.0141)</td>
<td></td>
<td>3.2</td>
<td>The +12V error voltage will be summed with the sampled analog signal.</td>
<td>17.82</td>
<td>-</td>
</tr>
<tr>
<td>3.2.1 Short cct from Gate to Drain or Gate to Substrate. Open cct on input terminal of Gate or Drain of one channel. (0.0459)</td>
<td></td>
<td></td>
<td>3.2.1</td>
<td>The 2nd Tier analog channel will not turn on.</td>
<td>57.9</td>
<td>-</td>
</tr>
<tr>
<td>4.0 MX02D, X5 on Board No. 2</td>
<td>Failure of 2nd Tier multichannel MOS FET Gate as follows: Open cct on Source or Substrate (0.0047)</td>
<td>Loss of Forty-Two (42) Housekeeping Data Channels</td>
<td>4.0</td>
<td>Multiplexer degraded by approximately 47% of capability. Full capability restored by redundant switchovers HK Channels 49-90 are affected.</td>
<td>5.94</td>
<td>6</td>
</tr>
<tr>
<td>5.0 MX02D, X5 on Board No. 1</td>
<td>Failure of 2nd Tier gate as follows: Open cct on Source or Substrate (0.0047)</td>
<td>Loss of Forty-eight (48) Housekeeping Data Channels</td>
<td>5.0</td>
<td>Loss of HK Data Channels 1-48. Full capability restored by switchover to redundant sides.</td>
<td>5.94</td>
<td>6</td>
</tr>
<tr>
<td>6.0 MX02D, X5 on Boards No. 1 or 2</td>
<td>Failure of either 2nd Tier Gate as follows: Electrical Short from Source to Drain (0.0141)</td>
<td>Loss of 78 or 84 HK Data Channels</td>
<td>6.0</td>
<td>Twelve or Six data channels would still be good. However, practically speaking identifying the correct data channels would be difficult.</td>
<td>17.82</td>
<td>4</td>
</tr>
<tr>
<td>7.0 MX02D, X5 on Boards No. 1 or 2</td>
<td>The 2nd Tier gate fails short cct from Source to Substrate or Source to Gate. (0.0094)</td>
<td>Loss of all HK Data Channels</td>
<td>7.0</td>
<td>All HK Data is lost. Redundant switchover will restore full capability.</td>
<td>11.88</td>
<td>5</td>
</tr>
</tbody>
</table>
### TABLE III
### FAILURE MODE, EFFECT & CRITICALITY ANALYSIS WORKSHEET

<table>
<thead>
<tr>
<th>PART/COMPONENT SYMBOL</th>
<th>FAILURE MODE (α)</th>
<th>ASSEMBLY</th>
<th>EFFECT OF FAILURE</th>
<th>END ITEM</th>
<th>FAILURE PROBABILITY Q x 10^(-5)</th>
<th>CRITICALITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0 DTL-MOS interface circuit and designated piece parts.</td>
<td>1.0 Open or short cct</td>
<td>1.0 The DTL-MOS interface cct becomes inoperative.</td>
<td>1.0 Sequencer shift register will not advance. Multiplexer will be slaved to the last data channel sampled.</td>
<td>371.045</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.1 Open Cct: R1, R2, R3 Q1, C-E, C-B, E-B, Q2, C-E, C-B, B-E, Short Cct: CR1, Q1, E-B, B2, E-B, C-B, NGIA: Fails in logic &quot;1&quot; state.</td>
<td>1.1 Voltage level shifter fails in the logic &quot;0&quot; state.</td>
<td>1.1 A-6V is continuously applied to the input of the ( f_2 ) clock generator. The mux advance pulse is inhibited.</td>
<td>150.145</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.2 Resistors: R1, R2 and R3 Diode: CR1</td>
<td>1.2 Voltage level shifter fails in the logic &quot;1&quot; state.</td>
<td>1.2 A+12V is continuously applied to the input of the ( f_2 ) clock generator cct. The mux advance pulse is inhibited.</td>
<td>220.900</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.2 XSTRS: Qland Q2 UL02C-X3: NGIA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.0 Phase two ( f_1 ) Clock Generator Resistors: R5, UL02G-X3: NGIB</td>
<td>2.0 Open or short</td>
<td>2.0 The ( f_1 ) Clock Generator circuit becomes inoperative.</td>
<td>2.0 The Shift Register can not be sequenced. Multiplexer will remain in the last analog channel sampled.</td>
<td>17.474</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2.1 Open Cct: NGIB: Fails logic &quot;1&quot; or &quot;0&quot;.</td>
<td>2.1 Loss of ( f_1 ) clock pulse. Output continuously @ + or - 12V.</td>
<td>2.1 The ( f_1 ) clock pulse can not be generated. Loss of both clock pulses disables the shift register.</td>
<td>15.149</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2.2. Open Cct: R5 - Parameter Drift NGIB turn on, turn off characteristics Degrades</td>
<td>2.2 ( f_1 ) clock pulse becomes erratic i.e. multiple pulses, pulses overlap with ( f_1 ) pulses, etc.</td>
<td>2.2 The Shift Register will not sequence properly.</td>
<td>2.325</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>
### Failure Mode, Effect & Criticality Analysis Worksheet

<table>
<thead>
<tr>
<th>PART/COMPONENT SYMBOL</th>
<th>FAILURE MODE</th>
<th>EFFECT OF FAILURE</th>
<th>ASSEMBLY</th>
<th>END ITEM</th>
<th>CRITICALITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.0 Phase One (Q1) Clock Generator Resistors: R6, and R7, and C3 Diode: CR3, ULO2C, ULO2C-X2: NG2A, B, ULO2C-X5: NG3D</td>
<td>3.0 Open or short</td>
<td>3.0 The Q1 Clock Generator circuit becomes inoperative.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3.1 Open Cct: G2, R7, NGIC fails in logic &quot;0&quot; state.</td>
<td>3.1 Loss of Q1 clock pulse. Output continuously @ +12V.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3.3 Short Cct: G2, CR3, NGIC fails in logic &quot;0&quot; state.</td>
<td>3.3 The Q1 clock output pulses remains continuously @ -12V.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3.2 NGIC fails in the logic &quot;1&quot; state.</td>
<td>3.4 The OR Logic the 2nd tier Q1 gating function becomes inoperative.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3.3 As shown below.</td>
<td>3.4.1 The 2nd Tier Q1 clock pulse fails to occur.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3.3.1 NG2A fails in Off mode NG2B fails in logic &quot;1&quot; state.</td>
<td>3.4.2 The 2nd Tier Q1 clock pulse is continuously present.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3.3.2 NG3D fails in logic &quot;1&quot; state NG2B fails in logic &quot;0&quot; state.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
# TABLE III

## FAILURE MODE, EFFECT & CRITICALITY ANALYSIS WORKSHEET

<table>
<thead>
<tr>
<th>PART/COMPONENT SYMBOL</th>
<th>FAILURE MODE</th>
<th>EFFECT OF FAILURE</th>
<th>END ITEM</th>
<th>FAILURE PROBABILITY</th>
<th>CRITICALITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.0 1st and 2nd Tier Shift Register</td>
<td>4.0 Open or short</td>
<td>4.0 The multiplexer gating sequence becomes inoperative or erratic.</td>
<td>1954.547</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>4.1 A1, A2 S.R., Any stage fails in the logic &quot;0&quot; state</td>
<td>4.1 All output stages fail in the logic &quot;0&quot; state.</td>
<td>149.813</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.2 A1, A2 S.R., Any stage fails in the logic &quot;0&quot; state</td>
<td>4.2 All output stages fail in logic &quot;1&quot; state.</td>
<td>492.623</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.3 A1 S.R., Any stage fails in the logic &quot;0&quot; state.</td>
<td>4.3 Shift Register fails to sequence.</td>
<td>434.159</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.4 A1 S.R., Any stage fails. A bit output stage remains slaved or shorted in the On Mode.</td>
<td>4.4 A bit output stage of Shift Register fails in the logic &quot;0&quot; state.</td>
<td>552.415</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.5 Shift Register A1 or A2</td>
<td>4.5 Bit Output of S.R. A1 or A2 fails in the logic &quot;1&quot; state.</td>
<td>385.661</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.6 A2 S.R., Any stage fails similar to A1 above</td>
<td>4.6 Failure is for a 1st Tier FET gate drive signal.</td>
<td>166.754</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.7 A2 S.R., Any stage fails similar to A1 above</td>
<td>4.7 Failure is for a 2nd Tier FET gate drive signal.</td>
<td>325.537</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.8 A2 S.R., Any stage fails similar to A1 above</td>
<td>4.8 Failure is for a 2nd Tier FET gate drive signal.</td>
<td>196.651</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.9 A2 S.R., Any stage fails similar to A1 above</td>
<td>4.9 Failure is for a 2nd Tier FET gate drive signal.</td>
<td>128.651</td>
<td>-</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### TABLE III

**FAILURE MODE, EFFECT & CRITICALITY ANALYSIS WORKSHEET**

<table>
<thead>
<tr>
<th>PART/COMPONENT SYMBOL</th>
<th>FAILURE MODE</th>
<th>EFFECT OF FAILURE</th>
<th>END ITEM</th>
<th>FAILURE PROBABILITY Q x 10⁻³</th>
<th>CRITICALLY</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>5.0 Reset Logic</strong></td>
<td>5.0 Open or short</td>
<td>5.0 The reset logic becomes inoperative.</td>
<td>5.0 All 90 channels will be lost. Sequencer will not transmit a 90th Frame Pulse to the Data Processor.</td>
<td>35.876</td>
<td>5</td>
</tr>
<tr>
<td>5.1 NG3A output continuously at -12V. NG3B output continuously at +12V.</td>
<td>5.1 Reset logic fails in the logic &quot;0&quot; state.</td>
<td>5.1 Sequencer will clock out to HK channel #1 and remain there 90th Frame Pulse will not be generated.</td>
<td>17.938</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>5.2 NG3A output continuously at +12V. NG3B output continuously at -12V.</td>
<td>5.2 Reset logic fails in the logic &quot;1&quot; state.</td>
<td>5.3 Sequencer will eventually turn all HK channels on simultaneously.</td>
<td>17.938</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td><strong>6.0 90th Frame Pulse circuit</strong></td>
<td>6.0 Open or short</td>
<td>6.0 The 90th Frame Pulse circuit becomes inoperative.</td>
<td>6.0 The Multiplexer will continue to function. However, Data Processor operation will be degraded.</td>
<td>297.302</td>
<td>3</td>
</tr>
<tr>
<td>6.1 Short Cct. Q4, CE, Q3 CE, R11 and R12; Open.</td>
<td>6.1 The 90th Frame Pulse circuit not generated.</td>
<td>6.1 HK Data stream will have to be synchronized on known data channels.</td>
<td>141.177</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>6.2 Short Cct. Q3 BE Open Cct. R9, R10, CR4, Q4 CE, Q3 CE.</td>
<td>6.2 The 90th Frame Pulse is continuously present.</td>
<td>6.2 Data Processor Frame Counter is slaved to the reset state.</td>
<td>156.125</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>