This ATM documents the Failure Modes, Effects and Criticality Analysis on the Bendix designed Command Decoder for the Array E ALSEP System. The analysis reflects analysis on those parts which are presently planned to be used in final flight configuration.

This document is prepared in accordance with the requirements of Section 5.2 of the Reliability Program Plan for Array E, ALSEP-RA-08, Bendix document number BSR 3024 dated 11-30-70.

Reliability prediction data are also documented herein in accordance with Section 5.5 of the Array E Reliability Program Plan.

Prepared by
M. Papaioan
ALSEP Reliability Department

Approved by
S. J. Ellison, Manager
ALSEP Reliability
1.0 Introduction

The results of the Reliability Prediction and the Failure Mode, Effects, and Criticality Analysis for ALSEP E Command Decoder are documented in this report. This Command Decoder represents the Bendix Designed unit which makes extensive use of low power TTL integrated circuits.

The reliability prediction for the Command Decoder is .99928 which exceeds the specified goal of .99000.

2.0 Circuit Description

Figure 1 shows the block diagram of one side of the redundant portion of the Command Decoder, and also of the non-redundant (back-up) functions on the Command Sequencer board. This diagram is included to clarify the terms and descriptions given in the Failure Mode, Effects, and Criticality Analysis portion of this ATM (Table II).

The logical flow of a ground command is from the receiver to the Data Demodulator, where it is converted into digital form and passed to the Control Logic and then to the Decode Gate board. The form of this data is three seven bit words, the first being the ALSEP address, the second the command complement for parity checking purposes, and the third word is the command. The Command Sequencer board provides the back-up functions of generating the repeated commands, the uplink switch-over circuit, and the ripple-off circuit.

2.1 Data Demodulator

The Data Demodulator circuit converts biphase baseband data from the Command Receiver into "Non Return to Zero" (NRZ) digital data and also provides uplink clock and threshold signals for the control logic portion of the Command Decoder. The unit is designed to accept a composite waveform which is the sum of a 1 KHz clock and a 2 KHz data subcarrier. The 2 KHz subcarrier is phase modulated by a 1000 bps data stream. The Phase Lock Loop (PLL) section provides the signals both to detect the data and clock it out to the Command Register in the Control Logic Section by locking to the 1 KHz uplink clock generated at the ground station. The phase lock loop contains circuitry which generates 4 phases of a 1 KHz square wave. One
phase is used to drive the VCO to the phase lock condition while the other phases of the 1 KHz clock are gated together to produce the control logic clocks and provide 2 KHz signals for the data detector. The data detector consists of two detection chains, one to detect "1" bits and the other to detect "0" bits. The outputs of the two detection chains are connected to give a logic "1" output when a valid bit one is detected in the "1" chain and when a good bit zero is detected in the "0" chain. The outputs are clocked into the data flip flop by a short pulse generated near the end of each bit. Thus, NRZ data is obtained from the data flip flop, delayed by one bit from the baseband data. The threshold circuits are in two sections. Firstly, the analog threshold, described above, which ensures that output of the integrate and dump circuit is large enough before the comparators can produce data. Secondly, the digital threshold circuit which ensures that at least four valid data bits must be produced before the NRZ data is allowed into the Command Register in the Control Logic. The gate output of this circuitry is the digital threshold signal, and it is used to inhibit the data flip flop and also to reset the control logic, should a data dropout occur.

2.2 Control Logic

The Control Logic consists of an eight bit shift register, two counters, and reset circuitry. The shift register (Command Register) has the NRZ data passing through it at the rate of 1 KHz. A gate constantly samples the first seven bits of the shift register for the address of the particular ALSEP. Once an address is recognized, a timing sequence is initiated. After address recognition, the next seven pulses shift the command complement into the last seven bits of the shift register. The binary counter, ensures that the next seven bits of data (the command) clocked in are checked for parity. An exclusive OR gate sensing the first and last bits of the shift register performs a parity check on each bit of the command complement and the corresponding bit of the command. The command sequence pulse is gated with the parity flip flop to produce a command execute pulse. After command has been executed, a logical signal VWEZP is sent to the Data Processor and causes a data demand signal DDIZP to be sent back to the command decoder.

2.3 Decode Gates

The decode gate matrix decodes a seven bit binary command into individual command lines. A command execute pulse, CEXAN, is used
to create the correct command pulse length. The decoding takes place in two levels. The first level creates outputs from all combinations of the first four bits (16) and from all combinations of the remaining three bits (8). This is accomplished with four-input gates, with the fourth input of the group of eight used for the command execute pulse. The output decoding is carried out with two input gates, all having inputs associated with each of the two groups of first level gates. One hundred and four commands of a possible 128 are decoded, with resistors provided in 53 outputs for rise time control. The capacitors for this control are provided on the Control Logic board.

2.4 Command Sequencer

The Command Sequencer consists of a free running binary counter with decoding logic wired to Experiment Calibrate command lines. The sequencer also functions as an uplink switch-over timer to ensure a switch from one uplink chain to the other in case of an uplink failure. The clock for the counter is the 90th frame mark, NFIFZP, a 118 us pulse appearing every 54 seconds, generated within the Data Processor. Once the commands are generated, they are "OR'd" with the experiment calibrate command lines in the redundant section of the command sequencer. Also, within this redundant section is an "enable/inhibit repeated commands" flip flop which, by means of two commands, lets the ground user of ALSEP decide whether the repeated calibrate commands should be provided to the experiments or not. This inhibit feature also permits the repeated command sequencer to be disabled in case of a failure in any of the non-redundant circuitry. The Ripple-off circuit consists of an 8-bit binary counter and decoding gates producing the commands. The counter is clocked by the CWE clock, a 1060 Hz clock generated within the Data Processor. The loss of a "Reserve Power" signal from the PCU causes seven power loads to be switched sequentially to standby after a predetermined length of time.

3.0 Reliability Prediction

The reliability prediction for the Command Decoder operating in standby redundant configuration is calculated to be .99928 for launch, deployment and two years of lunar operation. The predicted reliability exceeds the specified goal of .99000 as stated in ATM 889, Section 4.2.
Figure 2 defines the Reliability Block Diagram and Mathematical Model for the Command Decoder. Two identical channels are represented by "A" in operation, and "B" in standby redundancy. The components associated with switching and located on the only non-redundant module represent the third reliability function. The fourth block represents the single point failures in the Control Logic and Decode Gate Modules.

The probability failures for each functional component identified in Figure 2 are tabulated in Table I. The probability failures shown represent composite totals derived from the parts application stress ratios of each electronic piece part modified by the failure mode apportionment.
FIGURE 1
Array E Command Deco Failure Modes, Effects & Criticality Analysis

Data Demod. A
Q = .01270

Control Logic A
Q = .00730

Decode Gate A
Q = .01450

CMD Sequence
Q = .00271

Single Point Failures in Control Logic & Decode Gate
Q = .00002

Figure 2 Command Decoder Reliability Block Diagram
## TABLE I

**PROBABILITY FAILURE SUMMARY**

<table>
<thead>
<tr>
<th>Assembly</th>
<th>Operating</th>
<th>Standby</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Demodulator A*</td>
<td>0.01270</td>
<td>0.00013</td>
</tr>
<tr>
<td>Control Logic A</td>
<td>0.00730</td>
<td>0.00007</td>
</tr>
<tr>
<td>Control Logic SPFS</td>
<td>0.00001</td>
<td></td>
</tr>
<tr>
<td>Decode Gates A</td>
<td>0.01450</td>
<td>0.00015</td>
</tr>
<tr>
<td>Decode Gates SPFS</td>
<td>0.00001</td>
<td></td>
</tr>
<tr>
<td><strong>Totals</strong></td>
<td><strong>Q_1 = 0.03450</strong></td>
<td><strong>Q_2 = 0.00035</strong></td>
</tr>
<tr>
<td>Sequencer (Switching)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>Q_8 = 0.00271</strong></td>
<td></td>
</tr>
</tbody>
</table>

*B Boards have same failure rates as A Boards.*
3.1 Reliability Calculations

![Reliability Model Diagram]

**Figure 2 RELIABILITY MODEL**

3.1.1

\[ Q_1 = \text{Probability Failure in Operation} \]

\[ Q_2 = \text{Probability Failure in Standby} \]

\[ Q_S = \text{Probability Failure in Switching} \]

\[ Q_F = \text{Probability Failure in Single Point Failures} \]

\[ Q_T = \frac{Q_1 \cdot Q_1 + Q_1 \cdot Q_2 + Q_1 \cdot R_2 \cdot Q_S + Q_F}{2} \]

\[ Q_T = \frac{Q_1^2 + Q_1 \cdot Q_2 + Q_1 \cdot R_2 \cdot Q_S + Q_F}{2} \]

3.1.2

\[ R_T = 1 - Q_T \]

\[ R_T = 1 - \frac{Q_1^2 - Q_1 \cdot Q_2 - Q_1 \cdot R_2 \cdot Q_S - Q_F}{2} \]

Reliability Equation for Command Decoder
3.1.3 \[ Q_2 = 1 - R_2 \]
\[ R_2 = 1 - Q_2 \]
\[ R_2 = 1 - 0.00035 \]
\[ R_2 = 0.99965 \]

\[ Q_1 = 0.03450 \]
\[ Q_2 = 0.00035 \]
\[ Q_S = 0.00271 \]
\[ Q_F = 0.00002 \]

\[ Q_T = \frac{(Q_1)^2}{2} + \frac{Q_1 \cdot Q_2}{2} + Q_1 \cdot R_2 \cdot Q_S + Q_F \]
\[ Q_T = \frac{(0.03450)^2}{2} + \frac{(0.03450)(0.00035)}{2} + (0.03450)(0.99965)(0.00271) + 0.00002 \]
\[ Q_T = 0.00060 + 0.00001 + 0.00009 + 0.00002 \]
\[ Q_T = 0.00072 \]

3.1.4 \[ R_T = 1 - Q_T \]
\[ R_T = 1 - 0.00072 \]
\[ R_T = 0.99928 \]
4.0 FAILURE MODES, EFFECTS AND CRITICALITY ANALYSIS

The failure mode and effects analysis for the Command Decoder are documented in Table II. The failure probabilities reflect the identified line item. The criticality column lists in descending order the criticality as applied to the ALSEP system failure modes. This column will provide criticality rankings in accordance with BSR 3024, Section 5.2.2. The criteria for criticality rankings is listed in 4.1.

The format of Table II is designed to provide the reader with a narrative description of the varying types of failures that could occur, combined with the resultant performance characteristics. This information is useful to system support in performing fault isolation should any anomaly occur.

There are two ALSEP-E single point failures within the Command Decoder itself. They are the two single lines between the Data Processor and Command Decoder. The CL0011ZN signal is a single point failure which will result in loss of all data except for LSPE, while the EXFZN signal will cause the system to go into the ASE Data Mode and remain there. The circuitry required to eliminate the two single point failures is extremely complex and reliability trade-off studies have shown that the increased complexity makes the circuitry less reliable.

The failure probability figures were derived using the data contained in ATM-954, the Command Decoder Parts Application Analysis. ATM 605A was used to derive the component a's (open, short, drift, etc. apportionments). Some failure modes, such as drift of a resistor in a digital circuit, do not affect the operation. The failure modes which do not affect the operation are not included in the FMECA. For this reason, the sum of a's for some circuit/function items do not always equal one. However, all Command Decoder piece-part failure modes which do not affect the operation of the Command Decoder or any other unit in ALSEP are included in the FMECA (Table II).
4.1 The criticality code to be used in the criticality column of Table II is listed below according to the following criteria:

I  Loss of system
II Loss of system control
III Loss of one experiment
IV Loss of housekeeping channel(s)
V Loss of redundant element
VI Degradation of a redundant element

5.0 Reliability Assessment

The purpose of performing a reliability prediction and failure modes analysis is to identify inherent design weaknesses. From the results of these analyses it has been concluded the reliability and design objectives have been fully satisfied.
## Failure Mode, Effect & Criticality Analysis

<table>
<thead>
<tr>
<th>PART/COMPONENT SYMBOL</th>
<th>FAILURE MODE</th>
<th>ASSEMBLY</th>
<th>EFFECT OF FAILURE</th>
<th>END ITEM</th>
<th>FAILURE PROBABILITY</th>
<th>CRITICALITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0 Input Buffer and Inverter: U1A, U1B</td>
<td>1.1 U1A, U1B Fail Low .70</td>
<td>1.1 U1A will act as an enable signal to 4-input nand gates, U3B, U4B, U5B, U6B, U7B, and U8B. &lt;br&gt;U1B will act as an inhibit signal to 4-input nand gates.</td>
<td>1.1 Failure of U1A will permit one (1) possible wrong command to be executed when commanded.</td>
<td>1.1</td>
<td>7.36</td>
<td>VI</td>
</tr>
<tr>
<td></td>
<td>1.2 U1A, U1B Fail High .30</td>
<td>1.2 U1A will act as an inhibit signal to 4-input nand gates &lt;br&gt;U1B will act as an enable signal to 4-input nand gates.</td>
<td>1.2 When U1A fails, fifty-three (53) commands will be inoperative and not capable of being executed.</td>
<td>1.2</td>
<td>3.15</td>
<td>V</td>
</tr>
<tr>
<td>2.0 Input Buffer: U1C</td>
<td>2.1 U1C Fail Low .70</td>
<td>2.1 Acts as an inhibit signal to 4-input nand gates, U3A, U4A, U5A, U6A, U7A, U8A, and U10A.</td>
<td>2.1 Fifty-one (51) commands will be inoperative and not capable of being executed.</td>
<td>2.1</td>
<td>3.68</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>2.2 U1C Fail High .30</td>
<td>2.2 Acts as an enable signal to 4-input nand gates.</td>
<td>2.2 One (1) possible wrong command will be executed when commanded.</td>
<td>2.2</td>
<td>1.56</td>
<td>VI</td>
</tr>
<tr>
<td>3.0 Input Buffer and Inverter: U1D, U1E</td>
<td>3.1 U1D, U1E Fail Low .70</td>
<td>3.1 U1D will act as an enable signal to 4-input nand gates, U7A, U7B, U8A, U8B, U9A, U9B, U10A, U10B. &lt;br&gt;U1E will act as an inhibit signal to 4-input nand gates.</td>
<td>3.1 Failure of U1D will permit one (1) possible wrong command to be executed when commanded.</td>
<td>3.1</td>
<td>7.36</td>
<td>VI</td>
</tr>
<tr>
<td></td>
<td>3.2 U1D, U1E Fail High .30</td>
<td>3.2 U1D will act as an inhibit signal to 4-input nand gates. &lt;br&gt;U1E will act as an enable signal to 4-input nand gates.</td>
<td>3.2 When U1D fails, fifty-one (51) commands will be inoperative and not capable of being executed. Failure of U1E will permit one (1) possible wrong command to be executed when commanded.</td>
<td>3.2</td>
<td>3.15</td>
<td>V</td>
</tr>
</tbody>
</table>
### FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

<table>
<thead>
<tr>
<th>PART/COMPONENT SYMBOL</th>
<th>FAILURE MODE</th>
<th>(OC)</th>
<th>ASSEMBLY</th>
<th>EFFECT OF FAILURE</th>
<th>END ITEM</th>
<th>FAILURE PROBABILITY Q x 10^⁻²</th>
<th>CRITICALITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.0 Input Buffer: U1F</td>
<td>4.1 U1F</td>
<td>Fail Low .70</td>
<td>4.1 Acts as an inhibit signal to 4-input nand gates, U3A, U3B, U4A, U4B, U5A, U5B, U6A and U6B.</td>
<td>4.1 Fifty-one (51) commands will be inoperative and not capable of being executed.</td>
<td>4.1 3.8 E-8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4.2 U1F</td>
<td>Fail High .30</td>
<td>4.2 Acts as an enable signal to 4-input nand gates.</td>
<td>4.2 One (1) possible wrong command will be executed when commanded.</td>
<td>4.2 1.58</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td>5.0 Input Buffer And Inverter: U2A, U2B</td>
<td>5.1 U2A, U2B Fail Low .70</td>
<td>5.1 U2A will act as an enable signal to 4-input nand gates, U4A, U4B, U5A, U5B, U6A, U6B, U7A, U7B, U8A, and U8B. U2A will act as an inhibit signal to 4-input nand gates.</td>
<td>5.1 Failure of U2A will permit one (1) possible wrong command to be executed when commanded.</td>
<td>5.1 7.36</td>
<td>VI</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>5.2 U2A, U2B Fail High .30</td>
<td>5.2 U2A will act as an inhibit signal to 4-input nand gates. U2B will act as an enable signal to 4-input nand gates.</td>
<td>5.2 When U2A fails, fifty-four (54) commands will be inoperative and not capable of being executed. Failures of U2B will permit one (1) possible wrong command to be executed when commanded.</td>
<td>5.2 3.15</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.0 Input Buffer: U2C</td>
<td>6.1 U2C Fail Low .70</td>
<td>6.1 Acts as an inhibit signal to 4-input nand gates, U3A, U3B, U4A, U4B, U5B, U7A, U7B, U9A and U9B.</td>
<td>6.1 Sixty (60) commands will be inoperative and not capable of being executed.</td>
<td>6.1 3.68</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>6.2 U2C Fail High .30</td>
<td>6.2 Acts as an enable signal to 4-input nand gates.</td>
<td>6.2 One (1) possible wrong command will be executed when commanded.</td>
<td>6.2 1.58</td>
<td>VI</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7.0 Input Buffer and Inverter U2D, U3E</td>
<td>7.1 U2D, U3E Fail Low .70</td>
<td>7.1 U2D will act as an enable signal to 4-input nand gates, U3A, U3B, U4A, U4B, U7A, U7B, U8A, and U8B U2D will act as an inhibit signal to 4 input nand gates.</td>
<td>7.1 Failure to U2D will permit one (1) possible wrong command to be executed when commanded.</td>
<td>7.1 7.36</td>
<td>VI</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## Failure Mode, Effect & Criticality Analysis

<table>
<thead>
<tr>
<th>PART/COMPONENT SYMBOL</th>
<th>FAILURE MODE</th>
<th>(OE)</th>
<th>ASSEMBLY</th>
<th>EFFECT OF FAILURE</th>
<th>END ITEM</th>
<th>FAILURE PROBABILITY Q x 10^(-3)</th>
<th>CRITICALITY</th>
</tr>
</thead>
</table>
| 7.0 (Continued)       | 7.2 U2D, U2E Fail High         | .30  | 7.2 U2D will act as an inhibit signal to 4-input nand gates.  
                         |                                 |      | U2E will act as an enable signal to 4-input nand gates.  
                         |                                 |      | 7.2 When U2D fails, sixty-three (63) commands will be inoperable and not capable of being executed.  
                         |                                 |      | Failure of U2E will permit one (1) possible wrong command to be executed when commanded.  | 7.2                      | 3.19                          | V            |
| 8.0 Input Buffer: U2F | 8.1 U2F Fail Low               | .70  | 8.1 Acts as an inhibit signal to 4-input nand gates, U5A, U5B, U6A, U6B, U9A, U9B, U10A, and U10B.  | 8.1 Fifty-one (51) commands will be inoperable and not capable of being executed.  | 8.1                      | 3.68                            | V            |
|                       | 8.2 U2F Fail High              | .30  | 8.2 Acts as an enable signal to 4-input nand gates.  | 8.2 One (1) possible wrong command will be executed when commanded.  | 8.2                      | 1.58                            | VI           |
| 9.0 Input Buffer: U11A| 9.1 U11A Fail Low              | .70  | 9.1 Acts as an inhibit signal to 4-input nand gates, U13A, U13B, U15A, and U15B.  | 9.1 Fifty-three (53) commands will be inoperable and not capable of being executed.  | 9.1                      | 3.68                            | V            |
|                       | 9.2 U11A Fail High             | .30  | 9.2 Acts as an enable signal to 4-input nand gates.  | 9.2 One (1) possible wrong command will be executed when commanded.  | 9.2                      | 1.58                            | VI           |
### Failure Mode, Effect & Criticality Analysis

<table>
<thead>
<tr>
<th>PART/COMPONENT SYMBOL</th>
<th>FAILURE MODE</th>
<th>EFFECT OF FAILURE</th>
<th>END ITEM</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ASSEMBLY</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10.0 Input Buffer: U11B</td>
<td>10.1 U11B fail low</td>
<td>10.1 Acts as an inhibit signal to 4-input nand gates, U14A, U14B, U15A, and U15B.</td>
<td>10.1 Fifty-four (54) commands will be inoperative and not capable of being executed.</td>
</tr>
<tr>
<td></td>
<td>10.2 U11B fail high</td>
<td>10.2 Acts as an enable signal to 4-input nand gates.</td>
<td>10.2 One (1) possible wrong command will be executed when commanded.</td>
</tr>
<tr>
<td>11.0 Input Buffer: U11C</td>
<td>11.1 U11C fail low</td>
<td>11.1 Acts as an inhibit signal to 4-input nand gates, U12B, U13B, U14B, and U15B.</td>
<td>11.1 Fifty-four (54) commands will be inoperative and not capable of being executed.</td>
</tr>
<tr>
<td></td>
<td>11.2 U11C fail high</td>
<td>11.2 Acts as an enable signal to 4-input nand gates.</td>
<td>11.2 One (1) possible wrong command will be executed when commanded.</td>
</tr>
<tr>
<td>12.0 Input Buffer: U11D</td>
<td>12.1 U11D fail low</td>
<td>12.1 Acts as an inhibit signal to 4-input nand gates, U12A, U12B, U13A, U13B, U14A, U14B, U15A, and U15B.</td>
<td>12.1 One hundred-four (104) commands will be inoperative and not capable of being executed.</td>
</tr>
<tr>
<td></td>
<td>12.2 U11D fail high</td>
<td>12.2 Acts as an enable signal to 4-input nand gates.</td>
<td>12.2 Possible random command will be executed.</td>
</tr>
<tr>
<td><strong>FIRST TIER</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>13.2 Fail high U3A, U3B, U4A, U4B, U5A, U5B, U6A, U6B, U7A, U7B, U8A, U8B, U9A, U9B, U10A, U10B</td>
<td>13.2 Acts as an enable signal to 2nd tier gate.</td>
<td>13.2 A maximum of eight (8) commands will be inoperative and not capable of being executed.</td>
</tr>
</tbody>
</table>
## Failure Mode, Effect & Criticality Analysis

<table>
<thead>
<tr>
<th>Part/Component Symbol</th>
<th>Failure Mode</th>
<th>Effect of Failure</th>
<th>Assembly</th>
</tr>
</thead>
<tbody>
<tr>
<td>14.2 Fail high</td>
<td>14.2 Acts as an enable signal to 2nd tier gate.</td>
<td>14.2 A maximum of fourteen (14) commands will be inoperative and not capable of being executed.</td>
<td></td>
</tr>
<tr>
<td>SECOND TIER</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15.2 Fail high</td>
<td>15.2 Acts as an enable signal to 3rd tier gate.</td>
<td>15.2 A maximum of eight (8) wrong commands will be executed when commanded.</td>
<td></td>
</tr>
<tr>
<td>16.0 U16C, U16D, U16E, U16F, U17C, U17D, U17E, U17F, U18C, U18D, U18E, U18F, U19C, U19D, U19E, U19F</td>
<td>16.1 Fail low</td>
<td>Acts as an inhibit signal to 3rd tier gate.</td>
<td>16.1 A maximum of eight (8) commands will be inoperative and not capable of being executed.</td>
</tr>
<tr>
<td>16.2 Fail high</td>
<td>16.2 Acts as an enable signal to 3rd tier gate.</td>
<td>16.2 A maximum of eight (8) wrong commands will be executed when commanded.</td>
<td></td>
</tr>
<tr>
<td>PART/COMPONENT SYMBOL</td>
<td>FAILURE MODE</td>
<td>EFFECT OF FAILURE</td>
<td>END ITEM</td>
</tr>
<tr>
<td>----------------------</td>
<td>--------------</td>
<td>-------------------</td>
<td>----------</td>
</tr>
<tr>
<td>17.0 104 Two-Input Nand Gates (Exclusively on sheets 4, 5 &amp; 6 of Dwg. 2349326)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17.1 Fail low</td>
<td>17.1 Permanent Command</td>
<td>17.1 Switch to redundant unit to regain functions.</td>
<td>17.1 565.76 V</td>
</tr>
<tr>
<td>17.2 Fail high</td>
<td>17.2 No commands will be executed.</td>
<td>17.2 245.98 V</td>
<td></td>
</tr>
<tr>
<td>17.3 Fail low (short)</td>
<td>17.3 Permanent Command</td>
<td>17.3 Cannot be removed by switching to redundant unit.</td>
<td>17.3 8.20 II</td>
</tr>
<tr>
<td>17.4 U25A - Fail Low except for pulldown transistor</td>
<td>17.4 Permanent Command</td>
<td>17.4 Same as 17.2</td>
<td>17.4 4.08 V</td>
</tr>
<tr>
<td>17.5 U25A - Pulldown transistor on chip U25A fails low</td>
<td>17.5 Permanent Command</td>
<td>17.5 Single point failure - loss of all data except for LSPE.</td>
<td>17.5 1.36 I</td>
</tr>
</tbody>
</table>
# Failure Mode, Effect & Criticality Analysis

<table>
<thead>
<tr>
<th>PART/COMPONENT SYMBOL</th>
<th>FAILURE MODE</th>
<th>(Q)</th>
<th>ASSEMBLY</th>
<th>EFFECT OF FAILURE</th>
<th>END ITEM</th>
<th>FAILURE PROBABILITY Q x 10^(-5)</th>
<th>CRITICALITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0 Counter M/Program Counter Circuitry and Input and Output Buffers: U5, U9A, U9B, U1A, U1B, U7A, U7B, U7C, U8A, U4B</td>
<td>Low - U5, U9A, U9B, U4B</td>
<td>0.324</td>
<td>1.1 No Counter Output</td>
<td>1.1 Permanent Low Level Out</td>
<td>38.3</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>High - U8A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Low - U8A</td>
<td>0.076</td>
<td>1.2 No Counter Output</td>
<td>1.2 Permanent High Level Out</td>
<td>8.99</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>High - U4B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Low - U1A, U1B</td>
<td>0.133</td>
<td>1.3 No Clock Input</td>
<td>1.3 Permanent Low Level Out</td>
<td>15.73</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>High - U1A, U1B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>High - U5, U9A</td>
<td>0.200</td>
<td>1.4 Erroneous Count</td>
<td>1.4 Output - Count of 3</td>
<td>23.65</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Low - U7A, U7C</td>
<td>0.180</td>
<td>1.5 Erroneous Count</td>
<td>1.5 Output - Count of 4</td>
<td>21.29</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>High - U7B, U9B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Low - U7B</td>
<td>0.087</td>
<td>1.6 Erroneous Count</td>
<td>1.6 Output - Count of 8</td>
<td>10.29</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>High - U7A, U7C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.0 Counter M/Program Counter Circuitry and Input and Output Buffers: U12A, U14A, U14B, U10A, U11A, U16A, U13C, U11B, U13A, U13B</td>
<td>Low - U10A, U11A</td>
<td>0.120</td>
<td>2.1 No clock input to counter Gate U13A permanently high.</td>
<td>2.1 No Command Executed</td>
<td>15.77</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>High - U10A, U11A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>U12A Q Q</td>
<td>0.240</td>
<td>2.2 Gate U13A permanently high.</td>
<td>2.2 No Command Executed</td>
<td>31.54</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>U14A Q Q</td>
<td>1.20</td>
<td>2.3 Counter keeps cycling to a count of 2. Gate U13A permanently high.</td>
<td>2.3 No Command Executed</td>
<td>15.77</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>U14B Q Q</td>
<td>0.060</td>
<td>2.4 Counter becomes inhibited after first count.</td>
<td>2.4 Random Commands Executed</td>
<td>7.88</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>U14B Q Q</td>
<td>0.060</td>
<td>2.5 Flip-Flops U12A and U14A operate continuously. Gate U13A permanently high.</td>
<td>2.5 No Command Executed</td>
<td>7.88</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Failure Mode, Effect & Criticality Analysis

<table>
<thead>
<tr>
<th>PART/COMPONENT SYMBOL</th>
<th>FAILURE MODE</th>
<th>(α)</th>
<th>ASSEMBLY</th>
<th>EFFECT OF FAILURE</th>
<th>END ITEM</th>
<th>FAILURE PROBABILITY ( Q \times 10^6 )</th>
<th>CRITICALITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.6 Low - U16A High - U16A</td>
<td>0.120</td>
<td>2.6</td>
<td>No Gated Parity Clock</td>
<td>2.6</td>
<td>No parity check is made and command will be executed.</td>
<td>15.77</td>
<td>VI</td>
</tr>
<tr>
<td>2.7 Low - U13C, U13A, U13B High - U13C, U11B, U13B</td>
<td>0.228</td>
<td>2.7</td>
<td>No Command Executed</td>
<td>2.7</td>
<td>No Command Executed in ASE Mode.</td>
<td>29.96</td>
<td>V</td>
</tr>
<tr>
<td>2.8 Low - U11B</td>
<td>0.028</td>
<td>2.8</td>
<td>No Command Executed</td>
<td>2.8</td>
<td>Random commands are executed.</td>
<td>3.68</td>
<td>VI</td>
</tr>
<tr>
<td>2.9 High - U13A</td>
<td>0.024</td>
<td>2.9</td>
<td>Random commands are executed.</td>
<td>2.9</td>
<td>Random commands are executed.</td>
<td>3.15</td>
<td>V</td>
</tr>
<tr>
<td>3.0 Address Recognition Gate and Counter Enable Flip-Flops: U2 U1C, U1D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3.1 Low - U2 High - U1C</td>
<td>0.620</td>
<td>3.1</td>
<td>Counter enable F. F. will permanently enable Counter Clock input to M Counter.</td>
<td>3.1</td>
<td>Counter M and N reset lines are inhibited.</td>
<td>24.44</td>
<td>V</td>
</tr>
<tr>
<td>3.2 High - U2 Low - U1D</td>
<td>0.380</td>
<td>3.2</td>
<td>Counter enable F. F. permanently inhibits Counter Clock input.</td>
<td>3.2</td>
<td>Counter M will not operate.</td>
<td>14.98</td>
<td>V</td>
</tr>
<tr>
<td>4.0 Address Recognition Flip-Flops and Buffers: U3A, U3B, U3C U6A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.1 Low - U3A, U3C High - U3B, U6A</td>
<td>0.500</td>
<td>4.1</td>
<td>A permanent low level ADDRESS RECOGNITION SIGNAL.</td>
<td>4.1</td>
<td>Will inhibit the resetting of M and N counters.</td>
<td>15.77</td>
<td>V</td>
</tr>
<tr>
<td>4.2 Low - U3B, U6A High - U3A, U3C</td>
<td>0.500</td>
<td>4.2</td>
<td>A permanent high level ADDRESS RECOGNITION SIGNAL.</td>
<td>4.2</td>
<td>Will permit erratic resetting of M and N counters.</td>
<td>15.77</td>
<td>V</td>
</tr>
<tr>
<td>5.0 Uplink Shift Enable Flip-Flops: U6B, U6C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5.1 Low - U6C High - U6B</td>
<td>0.500</td>
<td>5.1</td>
<td>Permanent low level of U6C.</td>
<td>5.1</td>
<td>No Command Executed</td>
<td>7.88</td>
<td>V</td>
</tr>
<tr>
<td>5.2 Low - U6B High - U6C</td>
<td>0.500</td>
<td>5.2</td>
<td>Permanent high level of U6C.</td>
<td>5.2</td>
<td>Random Commands are Executed</td>
<td>7.88</td>
<td>V</td>
</tr>
<tr>
<td>6.0 Command Verification Enable Flip-Flops and Buffers: U15B, U8C, U7D, U4C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.1 Low - U4C, U15B High - U7D, U8C</td>
<td>0.467</td>
<td>6.1</td>
<td>Permanent low level of VWEZP signal to Data Processor.</td>
<td>6.1</td>
<td>Partial Failure - System Will Operate</td>
<td>14.73</td>
<td>VI</td>
</tr>
<tr>
<td>6.2 Low - U7D, U8C High - U4C, U15B</td>
<td>0.533</td>
<td>6.2</td>
<td>Permanent high level of VWEZP signal to Data Processor.</td>
<td>6.2</td>
<td>Complete Loss of System Control Until Automatic Switchover Occurs.</td>
<td>16.81</td>
<td>V</td>
</tr>
</tbody>
</table>
### FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

<table>
<thead>
<tr>
<th>PART/COMPONENT SYMBOL</th>
<th>FAILURE MODE</th>
<th>10^(-6)</th>
<th>ASSEMBLY</th>
<th>EFFECT OF FAILURE</th>
<th>END ITEM</th>
<th>FAILURE PROBABILITY Q x 10^(-9)</th>
<th>CRITICALITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.0 Input Buffers for Shift Register Clock: U6D, U17A, U17B, U16B</td>
<td>7.1 Failures of U6D, U17A, U17B, 1.00 and U16B.</td>
<td>7.1</td>
<td>Permanent inhibit of Shift Pulse (clock input) to Shift Register.</td>
<td>7.1 Shift register will not operate.</td>
<td>39.42</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>8.0 Shift Register and Data Input Buffers: U19, U20A, U20B, U22A, U22B, U23A, U23B, U24A, U24B, U4D</td>
<td>8.1 Failure - U19.</td>
<td>8.1</td>
<td>Parity Flip-Flop U24A will respond to erroneous signals.</td>
<td>8.1 Parity Check will not function.</td>
<td>31.50</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8.2 Failure - U20A, U20B, U22A, U22B, U23A, U23B, U24B.</td>
<td>8.2</td>
<td>U2 Gate Output - Erroneous</td>
<td>8.2 Failure of Address Recognition</td>
<td>110.41</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>9.0 Parity Bit Reset Gates: U17C, U17D</td>
<td>9.1 Failure - U17C, U17D.</td>
<td>9.1</td>
<td>Parity Bit Flip-Flop U19 &quot;reset&quot; and &quot;clear&quot; erratic.</td>
<td>9.1 Parity Check will not function properly.</td>
<td>15.77</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10.2 Failure - U11C</td>
<td>10.2</td>
<td>Loss of clock input to Flip-Flop U24A.</td>
<td>10.2 Parity Check - Erratic</td>
<td>5.27</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10.3 Failure - U24A</td>
<td>10.3</td>
<td>Permanent inhibit of Gate U18D.</td>
<td>10.3 No commands executed.</td>
<td>15.77</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>11.2 Failure - U27A</td>
<td>11.2</td>
<td>System will go into ASE Data Mode and remain there.</td>
<td>11.2 System will go into ASE Data Mode and remain there.</td>
<td>0.83</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>PART/COMPONENT SYMBOL</td>
<td>FAILURE MODE</td>
<td>(X)</td>
<td>ASSEMBLY</td>
<td>EFFECT OF FAILURE</td>
<td>END ITEM</td>
<td>FAILURE PROBABILITY Q X 10^X</td>
<td>CRITICALITY</td>
</tr>
<tr>
<td>-----------------------</td>
<td>--------------</td>
<td>-----</td>
<td>----------</td>
<td>------------------</td>
<td>----------</td>
<td>-------------------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>13.0 Threshold Lost Gates: U27B, U27C, U4E</td>
<td>13.1 Failure - U27B, U27C, U4E</td>
<td>1.00</td>
<td>13.1 Threshold lost reset state does not operate.</td>
<td>13.0</td>
<td>21.02</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>15.0 Power Supply Decoupling Capacitor C1, C2, C3, C4, C5, C6, C7, C8</td>
<td>15.1 OPEN - C1, C2, C3, C4, C5, C6, C7, C8</td>
<td>0.90</td>
<td>15.1 Loss of some Decoupling on power supply line.</td>
<td>15.0</td>
<td>0</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td></td>
<td>15.2 SHORT - C1, C2, C3, C4, C5, C6, C7, C8</td>
<td></td>
<td>15.2 Increased Decoupling on Power Supply Line.</td>
<td></td>
<td>7.01</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16.0 Rise Time Control Capacitors C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28, C29, C30, C31, C32, C33, C34, C35, C36</td>
<td>16.1 Failure - C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28, C29, C30, C31, C32, C33, C34, C35, C36</td>
<td></td>
<td>16.1 Potential Loss of one experiment.</td>
<td></td>
<td>24.53</td>
<td>III</td>
<td></td>
</tr>
</tbody>
</table>
### FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

<table>
<thead>
<tr>
<th>PART/COMPONENT SYMBOL</th>
<th>FAILURE MODE</th>
<th>EFFECT OF FAILURE</th>
<th>END ITEM</th>
<th>FAILURE PROBABILITY Q X 10^(-5)</th>
<th>CRITICALITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0 Input Buffer</td>
<td>1.1 Short C2, C8, Open C1, R1, R2, or Output Failure of AR1</td>
<td>Loss of Receiver Signal</td>
<td>1.1 Loss of Command Decoder A</td>
<td>22.63</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>1.2 Open VR1, VR2, C2, C8, or Drift R1, R2, AR1</td>
<td>Degraded Received Signal</td>
<td>1.2 Occasional Bit Loss</td>
<td>24.43</td>
<td>VI</td>
</tr>
<tr>
<td>2.0 Phase Sensitive Rectifier</td>
<td>Either Gate Failing On or Off</td>
<td>False Inputs to the Loop (Filter)</td>
<td>2.1 Loss of Command Decoder A</td>
<td>28.38</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Either Gate Becomes Leaky</td>
<td>Degraded Inputs to the Loop Filter</td>
<td>2.2 Occasional Bit Loss</td>
<td>3.15</td>
<td>VI</td>
</tr>
<tr>
<td>3.0 Loop Filter: R4, R5, R6, R7, R9, R12, R13, R14, C3, C7, C9, C10, C11, AR5, AR3</td>
<td>Open R4, R5, R6, R7, C9, C11, C10, C7, C12, or Output Failure of AR2, AR3</td>
<td>Loss of Control to VCO</td>
<td>3.1 Loss of Command Decoder A</td>
<td>48.27</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Open C3, C7, C9, C10, C11, C12, or Drift R4, R5, R6, R7, R9, R12, R13, R14, AR2, AR3</td>
<td>Degraded Control of VCO</td>
<td>3.2 Occasional Bit Loss</td>
<td>44.90</td>
<td>VI</td>
</tr>
<tr>
<td>4.0 Voltage Controlled Oscillator: R10, R11, R15, R17, R18, C13, C14, Q1A, Q1B, Q2, Q3</td>
<td>Any Failure of C13, Q1A, Q1B, Q2, Open R10, R11, R15, R17, C14, Q3, or Short C14, Q3</td>
<td>Loss of Clock Pulses to Timing Circuitry</td>
<td>4.1 Loss of Command Decoder A</td>
<td>394.69</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Open R18, or Drift of R10, R11, R15, R17, Q3</td>
<td>Degraded Pulses to Timing Circuitry</td>
<td>4.2 Occasional Bit Loss</td>
<td>50.68</td>
<td>VI</td>
</tr>
<tr>
<td>5.0 Timing Circuitry: U2A, U2B, U2F, U3, U4A, U5, U6, U7A, U8A, U14B, R19</td>
<td>U4A = 1</td>
<td>Possible Inability to Initialise Timing Circuitry</td>
<td>5.1 Switch to Demodulator B and back again to initialize</td>
<td>2.33</td>
<td>VI</td>
</tr>
<tr>
<td></td>
<td>Any other Failure of U2A, U2B, U2F, U3, U5, U6, U7A, U8A, U14B</td>
<td>Loss of Timing to Bit Detector</td>
<td>5.2 Loss of Command Decoder A</td>
<td>147.12</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Open R19</td>
<td>Lack of Noise Immunity to Count Down Register</td>
<td>5.3 Occasional Bit Loss</td>
<td>0.31</td>
<td>VI</td>
</tr>
</tbody>
</table>
## FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

<table>
<thead>
<tr>
<th>PART/COMPONENT SYMBOL</th>
<th>FAILURE MODE</th>
<th>EFFECT OF FAILURE</th>
<th>ASSEMBLY</th>
<th>END ITEM</th>
<th>FAILURE PROBABILITY (Q \times 10^{-3})</th>
<th>CRITICALITY</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>6.0</strong> 4 Phase Clock Decoders: U4B, U4C, U4D, U2C U2D, U2E</td>
<td>6.1 Any Failure of U4B or U2C.</td>
<td>6.1 Loss of Clock to 3 x 7 Counters in Decoder (GCKAP).</td>
<td>6.1 Loss of Command Decoder A</td>
<td>6.1 Loss of Command Decoder A</td>
<td>13.13</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>6.3 Any Failure of U4D or U2E.</td>
<td>6.3 Loss of Shift Register Clock (UCKAB).</td>
<td>6.3 Loss of Command Decoder A</td>
<td>6.3 Loss of Command Decoder A</td>
<td>13.13</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>7.2 Open C25, C26, all resistors, or AR4, AR5.</td>
<td></td>
<td>7.2 Occasional Bit Loss</td>
<td>7.2 Occasional Bit Loss</td>
<td>48.70</td>
<td>VI</td>
</tr>
<tr>
<td><strong>8.0</strong> Threshold Register: U7B, U8E, U12 U13, U14A</td>
<td>8.1 U17A = 0, U7B Failure During Period Uplink is Established, or U12A, U12B, U13A, U13B falling as shown:</td>
<td>8.1 Loss of Threshold Protection</td>
<td>8.1 Loss of Threshold Protection</td>
<td>8.1 Significant increase in false executions with uplink not established.</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>8.2 U7B failure during period Uplink is not established, U8B, U14A = 1, U8E = 0, or U12A, U12B, U13A, U13B fails as shown.</td>
<td>8.2 Data F.F. continually reset and TH DAN = 1.</td>
<td>8.2 Data F.F. continually reset and TH DAN = 1.</td>
<td>8.2 Unable to execute commands.</td>
<td></td>
<td>VI</td>
</tr>
<tr>
<td></td>
<td>8.3 U8E = 1.</td>
<td>8.3 Data F.F. not reset with uplink established.</td>
<td>8.3 Data F.F. not reset with uplink established.</td>
<td>8.3 Slightly higher chance of false execution with uplink unresolved.</td>
<td></td>
<td>VI</td>
</tr>
<tr>
<td>PART/COMPONENT SYMBOL</td>
<td>FAILURE MODE</td>
<td>(α)</td>
<td>ASSEMBLY</td>
<td>EFFECT OF FAILURE</td>
<td>END ITEM</td>
<td>FAILURE PROBABILITY Q X 10^6</td>
</tr>
<tr>
<td>-----------------------</td>
<td>--------------</td>
<td>-----</td>
<td>----------</td>
<td>------------------</td>
<td>----------</td>
<td>-------------------------------</td>
</tr>
<tr>
<td>9.0 Data Flip-Flop U11</td>
<td>Any Failure of U11</td>
<td>1.00</td>
<td>U11</td>
<td>9.1 All 1's or all 0's will be shifted into the decoder shift register.</td>
<td>9.1 Unable to execute commands.</td>
<td>31.54</td>
</tr>
<tr>
<td>10.0 Power Reset: R32, R33, R34, R35, C31, V5, AR6, U8F</td>
<td>10.1 Open R4, Short C31, Drift AR6, U8F = 0.</td>
<td>0.115</td>
<td>R4, C31, AR6</td>
<td>10.1 Reset stays continually low.</td>
<td>10.1 Unable to execute commands.</td>
<td>15.78</td>
</tr>
<tr>
<td></td>
<td>10.2 Open C31, R32, R33, Short V5, Drift AR6, U8F = 1.</td>
<td>0.283</td>
<td>R32, R33, AR6</td>
<td>10.2 No reset occurs during power on period.</td>
<td>10.2 A few commands will be executed upon power turn-on, the number determined by the chance initial staff of the decoder circuitry.</td>
<td>39.51</td>
</tr>
<tr>
<td></td>
<td>10.3 Open V5.</td>
<td>0.064</td>
<td>V5</td>
<td>10.3 Output of AR6 not limited to 5.1V, thus damaging U8F unpredictably; U8F = 1 or 0 (50 – 50 chance).</td>
<td>10.3 Either 10.1 or 10.2 (née 10.3 effect of failure assembly).</td>
<td>8.78</td>
</tr>
<tr>
<td></td>
<td>10.4 Open R35, or Drift of AR6.</td>
<td>0.083</td>
<td>R35, AR6</td>
<td>10.4 Occasional Reset</td>
<td>10.4 Occasional Loss of a Command.</td>
<td>11.39</td>
</tr>
<tr>
<td>11.0 Thermistor TM: R36, R37, RT1</td>
<td>11.1 Open R37 or Short RT1.</td>
<td>0.004</td>
<td>R37, RT1</td>
<td>11.1 High voltage on Telemetry Line.</td>
<td>11.1 Demodulator Board Temperature appears too high.</td>
<td>3.04</td>
</tr>
<tr>
<td></td>
<td>11.2 Open R36, RT1.</td>
<td>0.096</td>
<td>R36, RT1</td>
<td>11.2 Low Voltage on Telemetry Line.</td>
<td>11.2 Demodulator Board Temperature appears too low.</td>
<td>7.30</td>
</tr>
<tr>
<td>12.0 Test Point Isolator: C6, R8</td>
<td>12.1 Short C6.</td>
<td>0.205</td>
<td>C6</td>
<td>12.1 Loss of AC isolation on TP</td>
<td>12.1 Possible damage to demodulator by accidental probing on the ground.</td>
<td>0.79</td>
</tr>
<tr>
<td></td>
<td>12.2 Open C6, R8.</td>
<td>0.077</td>
<td>R8</td>
<td>12.2 Loss of signal on TP</td>
<td>12.2 Receiver's output appears to be non-functioning.</td>
<td>2.96</td>
</tr>
<tr>
<td></td>
<td>13.2 Open C21, C22, C23, C24, C27, C28, C29, C30</td>
<td>0</td>
<td>C21, C22, C23, C24, C27, C28, C29, C30</td>
<td>13.2 Loss of some decoupling on power supply line</td>
<td>13.2 Loss of some decoupling on power supply line</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>13.3 Short C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C27, C28, C29, C30</td>
<td>0.381</td>
<td>C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C27, C28, C29, C30</td>
<td>13.3 Increased decoupling on Power Supply line</td>
<td>13.3 Increased decoupling on Power Supply line</td>
<td>8.61</td>
</tr>
</tbody>
</table>
## FAILURE MODE, EFFECT & CRITICALITY ANALYSIS

<table>
<thead>
<tr>
<th>PART/COMPONENT SYMBOL</th>
<th>FAILURE MODE</th>
<th>(α)</th>
<th>ASSEMBLY</th>
<th>EFFECT OF FAILURE</th>
<th>END ITEM</th>
<th>FAILURE PROBABILITY Q x 10⁻³</th>
<th>CRITICAlITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0 U1B, U1D, U2A, U6B, U6C, U6D, U8A</td>
<td>1.1 LOW - U2A, HIGH - U2A</td>
<td>.273</td>
<td>1.1 Loss of Clock Pulse to Counters.</td>
<td>1.1 Cannot ripple off Experiments.</td>
<td>15.78</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.2 LOW - U1B, U6C, HIGH - U1B, U6D</td>
<td>.233</td>
<td>1.2 Clock-disabled</td>
<td>1.2 Cannot ripple off experiments.</td>
<td>13.47</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.3 HIGH - U8A</td>
<td>.045</td>
<td>1.3 Resets all counters to original state.</td>
<td>1.3 Cannot ripple off experiments.</td>
<td>2.60</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.4 HIGH - U6B</td>
<td>.045</td>
<td>1.4 Resets last five counters to zero.</td>
<td>1.4 Cannot ripple off experiments.</td>
<td>2.60</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.5 LOW - U1D</td>
<td>.064</td>
<td>1.5 Resets first three counters to one and clock disabled.</td>
<td>1.5 Cannot ripple off experiment.</td>
<td>3.70</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.6 LOW - U6B</td>
<td>.094</td>
<td>1.6 Loss of reset ability, clock.</td>
<td>1.6 Loss of reset ability, clock.</td>
<td>5.44</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td>2.0 U1C, U1D, U6C, U6D, U8A</td>
<td>2.1 LOW - U6D, HIGH - U6C</td>
<td>.238</td>
<td>2.1 Clock continues to count.</td>
<td>2.1 All experiments ripple off once.</td>
<td>8.13</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2.2 LOW - U1C, HIGH - U1C, U1D</td>
<td>.200</td>
<td>2.2 Clock enabled</td>
<td>2.2 All experiments ripple off once.</td>
<td>6.83</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2.3 LOW - U8A</td>
<td>.162</td>
<td>2.3 Counters cannot be reset.</td>
<td>2.3 All experiments ripple off once.</td>
<td>5.53</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td>3.0 U2B</td>
<td>3.1 LOW - U2B</td>
<td>1.00</td>
<td>3.1 Resets last five counters to zero and enables clock.</td>
<td>3.1 Count sequence repeats.</td>
<td>15.77</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td>4.0 U1A, U5E</td>
<td>4.1 HIGH - U1A</td>
<td>.188</td>
<td>4.1 Cannot clear 4th binary counter.</td>
<td>4.1 Ripple off count retained.</td>
<td>1.58</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4.2 HIGH - U5E</td>
<td>.113</td>
<td>4.2 Cannot clear 5 counters to zero.</td>
<td>4.2 Ripple off count retained.</td>
<td>0.95</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4.3 LOW - U1A</td>
<td>.437</td>
<td>4.3 Clears 4th binary bit.</td>
<td>4.3 Interrupts one count cycle only.</td>
<td>3.68</td>
<td>VI</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4.4 LOW - U5E</td>
<td>.262</td>
<td>4.4 Clears last 5 counters once.</td>
<td>4.4 Counters cannot be cleared again.</td>
<td>2.20</td>
<td>VI</td>
<td></td>
</tr>
</tbody>
</table>
# Failure Mode, Effect & Criticality Analysis

<table>
<thead>
<tr>
<th>PART/COMPONENT SYMBOL</th>
<th>FAILURE MODE</th>
<th>EFFECT OF FAILURE</th>
<th>ASSEMBLY</th>
<th>END ITEM</th>
<th>FAILURE PROBABILITY Q x 10^(-5)</th>
<th>CRITICALITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.0 U1F, U1E</td>
<td>LOW- U1E, U1F</td>
<td>6.1 Gates permanently enabled.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>HIGH- U1E, U1F</td>
<td>6.1 Experiment is commanded but has no effect.</td>
<td></td>
<td></td>
<td>10.51</td>
<td>V</td>
</tr>
<tr>
<td>7.0 Power Supply Decoupling Capacitors</td>
<td>OPEN C1, C2, C3, C4, C6, C7, C8, C9</td>
<td>7.1 Loss of some decoupling on power supply line</td>
<td></td>
<td></td>
<td>0.0</td>
<td>VI</td>
</tr>
<tr>
<td></td>
<td>SHORT - C1, C2, C3, C4, C6, C7, C8, C9</td>
<td>7.2 Increased decoupling on power supply line</td>
<td></td>
<td></td>
<td>7.01</td>
<td></td>
</tr>
</tbody>
</table>